TECHNICAL MANUAL

DIRECT SUPPORT AND GENERAL SUPPORT

MAINTENANCE MANUAL

FOR

MODEM, DIGITAL

DATA MD-920 A/G

(NSN 5820-00-155-8576)

This copy is a reprint which includes current pages from Changes 1.

HEADQUARTERS, DEPARTMENT OF THE ARMY

JUNE 1976

WARNING

HIGH VOLTAGE is used in this equipment

DEATH ON CONTACT

may result if safety precautions are not observed.

115 volts ac is present within the IFC modem. Perform all possible maintenance with power removed. If necessary to perform operations with covers removed and power on, be extremely careful to avoid contact with high voltage.

DON'T TAKE CHANCES!

Technical Manual No. 11-5820-804-34 Technical Publication NAVELEX 0969-LP-169-4021 Technical Order TO 31R5-2G-272 DEPARTMENTS OF THE ARMY,

THE NAVY, AND THE AIR FORCE

WASHINGTON, DC 8 June 1976

DIRECT SUPPORT AND GENERAL SUPPORT MAINTENANCE MANUAL

FOR

MODEM, DIGITAL DATA MD-920A/G (NSN 5820-01-057-6356)

REPORTING OF ERRORS

You can improve this manual by recommending improvements using DA Form 2028-2 located in the back of the manual. Simply tear out the self addressed form, fill out as shown on the sample, fold it where shown, and drop it in the mail. If there are no blank DA Form 2028-2's in the back of the manual use standard DA Form 2028 (Recommended Changes to Publications and Blank Forms) and forward to: Commander, US Army Communications and Electronics Materiel Readiness Command, ATTN: DRSEL-ME-MQ, Fort Monmouth, NJ 07703.

For Air Force, use USAFLC Form 252 (Request to TO Revision or Change). Forward direct to prime ALC/MST.

For Navy, mail comments direct to: Commander, Naval Electronics Systems Command, LP code 04F4, P.O. Box 8337, San Diego, California 92138.

A reply will be furnished direct to you.

		Paragraph	Page
CHAPTER 1.	INTRODUCTION		
	Scope		1-1
	Indexes of publications		1-1
	Equipment designators	1-3	1-1
2.	FUNCTIONING OF EQUIPMENT		
	General	2-1	2-1
	Functional description	2-2	2-1
	Imput circuits	2-3	2-4
	Transmit bit synchronizer		2-5
	Frequency synthesizer	2-5	2-11
	Coders and interface		2-22
	LOS/cable driver	2-7	2-24
	LOS/Cable input circuits		2-26
	Receive bit synchronizer		2-28
	Receive frequency synthesizer	2-10	2-30
	Decoders and interface		2-31
	Output circuits	2-12	2-33
	Internal clock generator	2-13	2-34
	Test and monitor functions		2-36
3.	DIRECT SUPPORT MAINTENANCE INSTRUCTIONS		
SECTION I.	General	3-1	
	Scope of direct support maintenance		3-1
	DS tools and test equipment		3-1

	II.	Direct Support Troubleshooting		•
		General	3-3	3-1
		Troubleshooting procedure	3-4	3-1
		Self-test procedure	3-5	3-1
		Corrective action	3-6	3-3
		Chassis and card file fault isolation	3-7	3-7
	III.	Direct Support Alinement and Repair		0.7
		Adjustment and alinement procedures	3-8	3-7
		Removal and replacement procedures Performance testing	3-9 3-10	3-12 3-14
		renomance testing	3-10	3-14
CHAPTER	4.	GENERAL SUPPORT MAINTENANCE INSTRUCTIONS		
		Scope of general support maintenance	4-1	4-1
		GS tools and test equipment	4-2	4-1
		Procedures	4-3	4-1
CHAPTER Section	5. I.	ICF MODEM POWER SUPPLY DESCRIPTION AND MAINTENANCE INSTRUCTIONS		
		Scope	5-1	5-1
		Physical characteristics	5-2	5-1
		Electrical characteristics	5-3	5-2
	II.	Functional Description General	5-4	5-3
		Block diagram description	5-4 5-5	5-3 5-3
		Circuit description	5-6	5-3
	III.	Direct Support Maintenance Instructions	00	00
		General	5-7	5-7
		Tools and test equipment	5-8	5-9
		Performance testing	5-9	5-9
		Troubleshooting	5-10	5-11
		Removal and replacement procedures	5-11	5-21
APPENDIX	۸	REFERENCES		A-1
AFFENDIA	А. В.	WIRE LISTS		B-1
		GLOSSARY OF TERMS		C-1
		LIST OF ILLUSTRATIONS		
Figure		Title		Page
2-1		modem, functional block diagram		2-2
2-2	Inp	ut circuits, functional block diagram		2-4
2-3		nsmit bit synchronizer, functional block diagram		2-6
2-4		nsmit bit detector, timing diagram		2-8
2-5		pp filter, functional block diagram		2-10 2-12
2-6 2-7	Tra	quency synthesizer, general block diagram nsmit frequency synthesizer, functional block diagram		2-12 2-14
2-7 2-8	Svr	nthesizer phase detector, timing diagram		2-14
2-9		unter divide by 37,500 + 2 x switch setting(s) modes		2-17
2-10		grammable divider, timing diagram		2-20
2-11		der interface output		2-24
2-12	Driv	vers, functional block diagram		2-25
2-13		ceivers, functional block diagram		2-26.1
2-14		olar NRZ to NRZ conversion		2-27
2-15		ceive bit synchronizer, functional block diagram		2-29
2-16		ceive frequency synthesizer, functional block diagram		2-30
2-17		coders and interface, functional block diagram		2-32
2-18		tput circuits, functional block diagram		2-34
2-19		ernal clock generator, functional block diagram		2-35 3-9
3-1 3-2		erence oscillator adjustment location MHz amplifier adjustment location		3-9 3-9
3-3		er/output amplifier adjustment location		3-9 3-10
3-4		MHz phase lock loop adjustment locations		3-11
3-5		ble clock adjustment location		3-11
3-6		ver supply removal and replacement		3-13
5-1	P٥١	ver supply PS1, external view		5-1
5-2	Pov	ver supply, top view with top cover open		5-2

Change 1 ii

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

	TM 11-5820-804-34/NAVELEX 0969-LP-169-4	021/TO 31R5-2G
5-3	Dc power supply block diagram	5-3
5-4	Example of dc-to-dc converter	5-5
5-5	Regulator and output circuit block diagram	5-6
5-6	+ 15 volt voltage regulator	5-7
5-7	Overvoltage protector, simplified schematic diagram	5-8
5-8	Example of undervoltage detector circuit	5-8
5-9	Initial test setup - power supply assembly test	5-9
5-10	Test setup - output ripple regulation and overvoltage trip point test	5-10
5-11	Typical dc output showing ripple characteristics	5-11
5-12	Dc-to-dc converter - typical waveforms	5-20
5-13	Typical input filter and output drive circuit waveforms	5-21
5-14	Top view of power supply	5-22
5-15	Bottom of power supply chassis with heat sinks folded out	5-23
FO-1	Coders and interface, functional block diagram	
FO-2	Fault and status monitor, functional block diagram	
FO-3	Test circuits, functional block diagram .	
FO-4	Input interface, A2A1A2A4 (SM -D-742037) schematic diagram	
FO-5	Transmit bit detector, A2AA1AA17, A2A1A2A11 (SM-D-742045) schematic diagram	
FO-6	Loop filter, A2A1A1A16, A2A1A2A12 (SM-D-731221) schematic diagram	
FO-7	Digital-to-analog converter, A2A1A1A15, A2A1A2A13 (SM-D-731217) schematic diagram	
FO-8	Reference oscillator, A2A1A1A3, A2A1A2A21 (SM-D-742129) schematic diagram	
FO-9	Reference divider, A2A1A1A5, A2A1A2A20 (SM-D-742133) schematic diagram	
FO-10	45 MHz phase lock loop, A2A1A1A6, A2A1A2A18 (SM-D-742113) schematic diagram	A1I
FO-11	45 MHz amplifier, A2A1A A8, A2A1A2A16 (SM-D-742117) schematic diagram	fold-out
FO-12	Programmable divider, A2A1A1A2, A2A1A2A23 (SM-D-742109) schematic diagram	illustrations
FO-13	Counter encoder, A2A1A1A1, A2A1A2A24 (SM-D-724105) schematic diagram	located
FO-14	15 MHz amplifier, A2A1A1A11, A2A1A2A14 (SM-D-742121) schematic diagram	at the
FO-15	Mixer/output amplifier, A2A1A1A10, A2A1A2A15 (SM-D-742125) schematic diagram	back of
FO-16	Coder switch, A2A1A2A6 (SM-D-742041) schematic diagram	the
FO-17	Coder interface, A2A1A2A6 (SM-D-742049) schematic diagram	manual.
FO-18	LOS/cable driver, A2A1A2A3 (SM -D-742081) schematic diag ram	
FO-18.1	NRZ interface, A2A1A2A2 (SM-D-877791) schematic diagram	
FO-19	LOS/cable receiver and decoder, A2A1A2A1 (SM-D-742089) schematic diagram	
FO-20	Line driver, A2A1A1A21, A2A1A1A22, A2A1A1A23 (SM-D-742053) schematic diagram	
FO-21	Stable clock, A2A1A1A12 (SM-D-731201) schematic diagram	
FO-22	11-bit PN sequence generator, A2A1A2A7 (SM-D-742057) schematic diagram	
FO-23	Error comparator, A2A1A2A8 (SM-D-742061) schematic diagram	
FO-24	Digital-to-analog meter, A2A1A2A9 (SM-D-742065) schematic diagram	
FO-25	A1arm circuits, A2A1A2A10 (SM-D-742033) schematic diagram	
FO-26	ICF modem, interconnection diagram (2 sheets)	
FO-27	Color code marking for military standard resistors, inductors and capacitors	
FO-28	Power supply PS-1 (SM -C-759630), schematic diagram	
FO-29	Power supply PSI, assembly A2 (SM-D-822232) schematic diagram	

LIST OF TABLES

Table		Page
1-1	Reference designation/FGC cross reference .	1-1
2-1	Phase word format	2-11
2-2	Synthesizer range selection	2-13
2-3	Divider ratios and VCO outputs	2-13
2-4	Thumbwheel switch coding	2-18
2-5	Counter encoder program outputs.	2-21
2-6	Counter encoder range decoding	2-21
2-7	Multiplier and divider control outputs	2-21
2-8	Balanced amplifier drive	2-25
2-9	Operation of LOS/cable receiver and decoder selection switches.	2-27
2-10	Test switch selections .	2-38
3-1	Self-test initial switch settings.	3-2
3-2	Self-test procedure	3-2
3-3	Coder/decoder test procedure	3-3
3-4	Fault isolation procedure (POWER in dicator)	3-3
3-5	Fault isolation procedure (ALARM RESET).	3-4

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

3-6	Fault isolation procedure (ALARM OFF)	3-4
3-7	Fault isolation procedure (power supply)	3-4
3-8	Fault isolation procedure (XMIT SYNTH)	3-4
3-9	Fault isolation procedure (RCV SYNTH)	3-5
3-10	Fault isolation procedure (TEST 1)	3-5
3-11	Fault isolation procedure (TEST 2)	3-5
3-12	Fault isolation procedure (TEST 3)	3-6
3-13	Fault isolation procedure (TEST 4)	3-6
3-14	Fault isolation procedure (TEST 5)	3-6
3-15	Fault isolation procedure (momentary RESET)	3-6
3-16	Fault isolation procedure (DIFF ENCODE/DECODE)	3-6
3-17	Fault isolation procedure (coder/decoder test)	3-7
3-18	Alinement and adjustment following repair action	3-7
3-19	ICF modem connectors	3-7
3-20	Initial control settings for oscillator adjustments	3-8
5-1	Performance characteristics	5-2
5-2	Load switching and voltage measurements	5-10
5-3	Load switching for output ripple measurements	5-10
5-4	Loss of + 5 volt output, troubleshooting procedure	5-12
5-5	Loss of -5 volt output, troubleshooting procedure	5-13
5-6	Loss of + 15 volt output, troubleshooting procedure	5-13
5-7	Loss of -15 volt output, troubleshooting procedure	5-14
5-8	Loss of + 5 and -5 volt complementary outputs, troubleshooting procedure	5-14
5-9	Loss of + 15 and -15 volt complementary outputs, troubleshooting procedure	5-15
5-10	Loss of all power supply outputs, troubleshooting procedure	5-15
5-11	High output voltage, troubles hooting procedure	5-16
5-12	All output voltages low, troubleshooting procedure	5-17
5-13	Low + 15 and - 15 volt complementary outputs, troubleshooting procedure	5-17
5-14	Low + 5 and -5 volt complementary outputs, troubleshooting procedure	5-18
5-15	Low output voltage - single output, troubleshooting procedure	5-18
5-16	Output voltage oscillation, troubleshooting procedure	5-19
5-17	Excessive line frequency ripple on outputs, troubleshooting procedure	5-19
5-18	Typical resistance measurements	5-19
5-19	Typical voltage measurements	5-20

Change 1 iv

1-1. Scope

This manual contains necessary information for troubleshooting, repair and maintenance of Modem, Digital Data MD-920A/G, hereafter referred to as the ICF modem. Chapter 2 provides a detailed explanation of circuit operation. Direct support troubleshooting and maintenance procedures for the ICF modem are provided in chapter 3 and chapter 4 provides information for general support maintenance of the ICF modem. Chapter 5 provides necessary information for the modem power supply, includina functional description. maintenance, repair, and troubleshooting. Appendix A contains references, appendix B contains wire lists, and appendix C defines mnemonics used on diagrams.

NOTE

Refer to TM 38-750 for Forms and Records, TM 750-224-2 for Destruction of Army Materiel to Prevent Enemy Use, and TM 740-90-1 for Administrative Storage.

1-2. Indexes of Publications

a. DA Pam 310-4. Refer to the latest issue of DA Pam 310-4 to determine whether there are new editions, changes, or additional publications pertaining to the equipment.

b. DA Pam 310-7. Refer to DA Pam 310-7 to determine whether there are modification work orders (MWO's) pertaining to the equipment.

1-3. Equipment Designators

Throughout this manual, assemblies and subassemblies are identified by reference designation; e.g., A2A1, A2A1A1, etc. These designators are the same as those marked on the equipment. The maintenance allocation chart in TM 11-5820-804-12 and the repair parts and special tools lists in TM 115820-804-20P and 34P are, however, organized in functional group code (FGC) sequence. To facilitate use of all equipment documentation, a reference designation to functional group code cross reference index is provided in table 1-1.

Reference		Assembly	Functional
designator	Name	number	group
	Modem, MD-920A/G	SM-D-759601	00
A1	Control Panel	SM-D-759656	01
A1A1	Switch Assembly	SM-D-742008	0101
A1A2	Switch Assembly	SM-D-742008	0102
A2	Modem Assembly	SM-D-759658	02
A2A1	Synthesizer and Bit Sync Assembly	SM-D-759603	0201
A2A1A1A1		SM-D-742105	020101
A2A1A1A2	Programmable Divider	SM-D-742109	020102
A2A1A1A3	Reference Oscillator.	SM-D-742129	020103
A2A1A1A5	Reference Divider.	SM-D-742133	020104
A2A1A1A6	45 MHz Phase Lock Loop	SM -D-742113	020105
A2A1A1A8	45 MHz Amplifier	SM-D-742117	020106
A2A1A1A10	Mixer/Output Amplifier.	SM-D-74125	020107
A2A1A1A11	15 MHz Amplifier	SM-D-742121	020108
A2A1A1A12		SM-D-731201	020109
A2A1A1 A14	Reference Divider.	SM-D-742133	020110
A2A1A1A15	Digital A1 To Analog Converter	SM-D-731217	020111
A2A1A1A16		SM-D-731221	020112
A2A1A1A17		SM-D-742045	020113
A2A1A1A21	Line Driver	SM-D-742053	020114
A2A1A1A22	Line Driver	SM-D-742053	020115
A2A1A1A23	Line Driver	SM-D-742053	020116
A2A1A2A1	LOS/Cable Receiver and Decoder	SM-D-742089	020117
A2A1A2A2	NRZ Interface	SM-D-877791	020118
A2A1A2A3	LOS/Cable Driver	SM-D-742081	020119
A2A1A2A4	Input Interface	SM-D-742037	020120
A2A1A2A5		SM-D-742049	020121
A2A1A2A6	Coder Switch	SM-D-742041	020122
	Change 1 1-1		

Table 1-1. Reference Designation/FGC Cross Reference

TM 11 -5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

Reference		Assembly	Functional
designator	Name	number	group
A2A1A2A7	11-Bit PN Sequence Generator	SM-D-742057	020123
A2A1A2A8	Error Comparator	SM-D-742061	020124
A2A1A2A9	D/A Meter	SM-D-742065	020125
A2A1A2A10	Alarm Circuits	SM-D-742033	020126
A2A1A2A11	Transmit Bit Detector	SM-D-742045	020127
A2A1A2A112	Loop Filter	SM-D-731221	020128
A2A1A2A13	Digital To Analog Converter	SM-D-731217	020129
A2A1A2A14	15 MHz Amplifier	SM-D-742121	020130
A2A1A2A15	Mixer,/Output Amplifier	SM-D-742125	020131
A2A1A2A16	45 MHz Amplifier	SM-D-742117	020132
A2A1A2A18	45 MHz Phase Lock Loop .:	SM-D-742113	020133
A2A1A2A20	Reference Divider	SM-D-742133	020134
A2A1A2A21	Reference Oscillator	SM-D-742129	020135
A2A1A2A23	Programmable Divider	SM-D-742109	020136
A2A1A2A24	Counter Encoder	SM-D-742105	020137
A2B1	Blower	SM-A-731252	0202
A2B2	Blower	SM-A-731252	0203
A2PS1	Power Supply	SM-C-759630	0204
A2PS1A1	Transformer Assembly	SM-C-882244	020401
A2PS1A2	Printed Circuit Board	SM-D-882232	020402
A2PS1A3	Circuit Card Assembly	SM-C-882239	020403
A2PS1A4	Component Board Assembly	SM-C-882245	020404
	Number 1		020101
A2PS1A5		SM-D-882247	020405
	Number 2		020400
A2PS1A6		SM-D-882249	020406
A21 0 1 A0	Number 1	01110 002243	020400
A2PS1A7		SM-D-882251	020407
AZF STA7	Number 2	5IVI-D-002251	020407
A2PS1A8		SM-D-882253	020408
	Number 3	JW-D-002200	020400
A2PS1A9		SM-C-882255	020409
A2PS1A9	Terminal Board Assembly Rectifier Assembly	SM-C-882255	020409
A2F3TAT0	Cable	SM-D-759631	020410
A2W2 A2W3	Cable	SM-D-759632	0205
A2W9	Cable	SM-C-742193	0207
A2W11	Cable	SM-D-759654	0208
A2Y1	Oscillator	SM-A-731369-1	0209
A2Y2	Oscillator	SM-A-731369-1	0210
	Change 1 1-2		

Table 1-1. Reference Designation/FGC Cross Reference -Continued

CHAPTER 2 FUNCTIONING OF EQUIPMENT

2-1. General

a. This chapter contains a description of the functioning of the ICF modem. A functional block diagram description of the entire modem is followed by detailed descriptions of each functional block in the modem. The supporting detailed card descriptions are grouped by function; i.e., bit synchronizer, synthesizer, etc.

b. Supporting illustrations such as block diagrams and timing diagrams are included within this chapter. Oversize functional block diagrams are shown in figures FO-1, FO-2, and FO-3.

c. The system applications of the ICF modem are explained in the following publications:

TM 11-5820-803-12	Operator's and Organizational
	Maintenance Manual for
	Modem, Digital Data MD-921/G
TM 11-5820-804-12	Operator's and Organizational
	Maintenance Manual for
	Modem, Digital Data MD-
	920A/G.
2-2. Functional Descr	iption
	ICE modern (fig. 2.1) provides a

a. General. The ICF modem (fig. 2-1) provides a means of interfacing digital data over a shielded cable or line-of-site (LOS) microwave link by converting between baseband data signals and bipolar NRZ signals. The modem also provides for the interfacing of digital data over a fiber-optic (FO) cable link by converting between baseband data signals and an NRZ signal format. The modem will process data at any rate between 19.200 kb/s and 5.000 Mb/s. Self-test, link test, and on-line fault monitoring functions are built into the modem. External error-correcting coders/decoders (such as Encoder/ Decoder KY-801/GSC (NSN 5895-01-034-1061) [NAVELEX 0967-LP-594-2010; TO 31R5-2GSC1011 may be employed to improve the quality of communications. The modem has independent transmit and receive sections. The transmit section accepts a baseband data input and provides either a bipolar NRZ output or a NRZ output. The receive section accepts either a bipolar NRZ or a NRX input and provides baseband data and reconstructed clock outputs. The NRZ or the bipolar NRZ format for the transmit and receive sections are selectable with internally located modem switches.

b. Input Circuits. The input data is accepted through the standard digital inputs from local users.

Input selection and circuit functions are described in detail in paragraph 2-3.

c. Transmit Bit Synchronizer/Clock Synthesizer. The purpose of the bit synchronizer is twofold; derive data clock (timing) for those data streams from the input circuits that do not have an accompanying clock signal, and to smooth any input phase jitter or bit distortion of the input signal. The clock synthesizer allows the transmit bit synchronizer to operate at any five digit input data rate from 19.200 kb/s to 5.0000 Mb/s. The bit sync/synthesizer form a phase lock loop that acquires the input data with rate offsets (actual rate compared to INPUT DATA RATE switch setting) of over 250 parts per million, and derives both bit rate and twice bit rate clock signals for use in the processing circuits. The phase lock loop also provides the phase jitter and data bit distortion smoothing. The clock input from the digital user can also be selected as the source for the bit synchronizer. An advantage of using the clock as an input is that it always has maximum transition density, providing the transmit bit synchronizer with the highest possible number of phase updates to the phase lock loop. The input data is then retimed by the smoothed clock signal, thus removing distortion from the input data. The bit synchronizer and clock synthesizer controls and circuit functions are described in detail in paragraphs 2-4 and 2-5.

d. Coders and Interface.

(1) The nature of some digital communications links results in an ambiguity between digital ONE's and ZERO's in the detected data stream. To eliminate this ambiguity, differential encoding of the input data is provided. In the differential coder, the standard Non-Return to Zero-Level (NRZ-L) code (the logic ONE/ZERO information is represented by different levels) is converted to an equivalent NRZ-M (mark) code (the logic ONE/ZERO information is represented by a transition or no transition). The differential decoder in the receive side reconverts the code to NRZ-L.

(2) An interface through high speed, current mode balanced line drivers and receivers is provided between the modem and an external error correcting coder. This permits selection of high gain coders when required. All encoding function may be bypassed completely if desired. The controls and circuit functions of the coders and interface are described in detail in paragraph 2-6.

e. Drivers. The driver outputs permit interfacing




Figure 2-1. ICF modem, functional block diagram

the ICF Modem with a remotely located communications terminal. A LOS microwave link, a shielded cable, or a fiber-optic cable link can comprise the interconnect facility used for the interface. The LOS/ cable drive circuit converts the transmitted signal to a bipolar NRZ code format. A separate driver circuit is used to transmit the NRZ format output. The circuit functions are discussed in paragraph 2-7.

f. Receivers. The LOS/cable receiver/decoder circuit accepts a bipolar NRZ input signal from the interconnect facility, provides the appropriate gain and delay equalization, and reconverts the signal to a logic-compatible NRZ format. An additional receiver circuit is provided for accepting input NRZ signals from the interconnect facility. These circuit functions are discussed in paragraph 2-8.

g. Receive Bit Synchronizer/Receive Clock Synthesizer. The data bit decision and clock recovery functions are accomplished by the receive bit synchronizer and the receive clock synthesizer. The combination of these functional blocks forms a phase locked loop which regenerates the clock signals required for the signal processing circuits. The function of this phase locked loop is essentially the same as the Transmit Bit Synchronizer/Synthesizer described in c above. The unique details of the functions are discussed in paragraphs 2-9 and 2-10.

h. Decoders and Interface. The decoders and interface circuits reconstruct the original communications link input data. When error correction encod ing has been performed at the other end of the link, an external decoder may be selected as required for processing the received signal. The built-in differential decoder is independently selectable. For uncoded inputs, all decoding functions may be bypassed completely. The details of the circuit functions and selection are provided in paragraph 2-11.

i. Output Circuits. The output circuits provide standard data and clock signals from the decoders and interface outputs to a local digital user. Identical alternate data and clock outputs are also furnished.

j. Internal Clock Generator. The transmit clock synthesizer provides signals which are used by the internal clock generator to provide a stable output clock to the digital user at the selected input data rate. These circuits are discussed in detail in paragraph 2-13.

k. Test and Monitor Circuits. Test and monitor circuits within the ICF modem allow monitoring of the operation of the link and provides a means of rapidly localizing malfunctions. Primary signals within the modem are monitored and their status is displayed on front panel lamps or a front panel meter. A pseudo-random sequence generator in the test circuits provides a known modulated signal at the output for link testing transmission. An error comparator in the receiver section detects and initiates a display of errors occurring in this pattern

as received from the communications link. For selftesting, a transmitter test output is relay coupled into the receiver, and the error comparator evaluates the pattern at various functional block outputs. These functions are discussed in paragraph 2-14.

2-3. Input Circuits.

a. General. The input circuits (fig. 2-2) receive standard clock and data inputs and a test sequence from the pseudo random (PN) sequence generator.




Figure 2-2. Input circuits, functional block diagram.

(1) With the STD/CLK/ICF switch set to STD, the standard data input is routed through the input line receivers, gated through the data select gates, and applied through the output OR gate to the transmit bit synchronizer.

(2) With the STD/CLK/ICF switch set to CLK, the standard data input is gated through the data select gates to the data register and loaded into the register by the standard clock input. Standard data is then transferred from the data register

directly to the coders and interface, bypassing the transmit bit synchronizer. To maintain synchronization, the accompanying standard clock is divided by two (to provide a signal with one transition during each bit period) and routed to the data input of the transmit bit synchronizer.

(3) When the SOURCE switch is set to the OPERATE position, the input data selection is controlled by the STD/CLK/ICF switch as indicated above. If the SOURCE switch is set to either the LINK or TEST position, the STD/CLK/ICF switch is disabled, and the test sequence from the PN sequence generator is routed to the transmit bit synchronizer input.

b. Input Interface (fig. FO-4). The input interface receives standard input data and clock from the digital user and test sequence data from the PN sequence generator. The type of data to be transmitted to the bit synchronizer is selected by inputs from the front panel STD/CLK/ICF switch and the transmit SOURCE switch.

(1) The standard input data, received via P1-30 and 28 is applied through one section of dual line receiver U3 to AND gate input U5-1 and to steer inputs 2 and 3 of flip-flop U1. If the STD/CLK/ICF switch is in the STD position and the SOURCE switch is in the OPERATE position, AND gate U5 pins 2, 4, and 5 are enabled by a ground input on P116 and standard data is gated through OR gate U5 (output pin 8) to provide the data input to the transmit bit synchronizer.

(2) Input standard clock is received through switch S1 (which permits clock in version) and applied through the second section of dual line receiver U3. If the STD/CLK/ICF switch is in the CLK position and the SOURCE switch is in the OPERATE position, the line receiver is enabled by a ground input on P1-15 to gate the clock to the trigger inputs of both flip-flops of U1. In this mode, standard data is loaded in flip-flop U1 (output pin 5) at the input clock rate and shifted to flip-flop U2 by the clock input from the frequency synthesizer. The output of U2 is then routed directly to the differential encoder. The clock divided by two output of U2-9 is OR'ed by U5 and used as the data input to the bit synchronizer.

(3) The test sequence input (P1-12) from the PN sequence generator is applied to pins 9 and 12 of AND gates of U6. When the SOURCE switch is in the OPERATE position, U6-8 is disabled by a ground input at P1-13. The test sequence is gated via OR gate U5 to the bit synchronizer when the transmit SOURCE switch is in the LINK or TEST positions. The STD/CLK/ICF switch is also disabled when the SOURCE switch is in the LINK or TEST positions, which disables the standard data and standard clock inputs. Refer to figure 2-2 for the switch connections.

2-4. Transmit Bit Synchronizer

a. General. The bit synchronizer (fig 2-3) provides a phase lock loop to maintain synchronization of transmitted bit rate and data. The input NRZ-L data is clocked into the bit detector phase flip-flop at beginning of bit period and into the data flip-flop at mid-bit period. Also at mid-bit period, the contents of the two flip-flops are transferred to the storage register. The transition detector compares the data from the storage register (preceeding data bit) with the content of the data flip-flop (present data bit) to determine whether a transition has occurred. An adder compares the stored phase bit with the present data bit. These bits are the same if bit rate is in sync or slightly behind data and the adder output is a ONE. If bit rate is ahead of data, the phase flip-flop loads the preceding bit and the adder output is a ZERO. Thus, the transmit bit detector acts as an early/late transition detector. If a transition has occurred, the adder output is gated to the loop filter. The DATA output of the data flip-flop is also applied to a retriggerable oneshot circuit. The circuit has a relatively long output pulse and is triggered by normal data transitions so frequently that its output is not allowed to expire. However, when data input ceases, the pulse expires and a loss of lock signal is routed via an OR gate to the alarm card. A second one-shot receives outputs from the loop filter up/ down counter overflow circuits. Whenever the counter capacity is exceeded, the one-shot is triggered to develop a negative output to indicate loss of lock.

The loop filter arithmetic circuits receive the phase MSB and transition bit (the MSB is jumpered to three loop filter inputs). These bits are added to bits previously received to develop an up or down count to the accumulator. The accumulator is equipped with overflow detection circuits that provide input to the loss of lock circuits on the transmit bit detector. The accumulator output is added to the contents of the input register to develop an 8-bit digital control word representing phase error. The adder output is then loaded into a storage register on the D/A converter card. The output of the D/A input register is converted to an analog current by the D/A converter. The analog current is used as a phase correction signal to the transmit frequency synthesizer.




Figure 2-3. Transmit bit synchronizer, functional block diagram.

b. Transmit Bit Detector (fig. FO-5). The transmit bit detector receives data and bit rate inputs and provides outputs to the loop filter indicating whether bit rate leads or lags the data. The transmit bit detector also provides a loss of lock indication when data stops or when the loop filter up/down counter overflows (in either direction).

(1) The transmit data input (P1-12) is applied so pin 2 of data flip-flop U3 and pin 2 of phase flip-flop U4 (the other flip-flops of U3 and U4 are not used). The bit rate complement (P1-15) is delayed by double inversion through circuits of U2 and loads data into phase flip-flop U4. If clock and data are exactly in sync or if clock lags data, phase flip-flop U4 is loaded near the leading edge of data. If clock leads data, the flip-flop is loaded near the trailing edge of data. The Q output of U4 is applied to the C input of storage register U6.

(2) Bit rate true (P1-34) is received through circuits of U1 and, at mid-bit period, clocks storage register U6 to load the contents of phase flip-flop U4 into the C stage and to load the previous data bit from data flip-flop U3 into the A stage. Bit rate true also loads the new data bit into data flip-flop U3. (Refer to figure 2-4 for bit detector timing.)




Figure 2-4. Transmit bit detector, timing diagram.

(3) Exclusive OR U10 compares the new data bit from the Q output of U3 with the previous data bit from the QA output of storage register U6 to determine whether a data transition has occurred. The data transition signal enables gate U8 and is routed to the loop filter via P1-24. detector, timing diagram. (4) The MSB input to the loop filter is formed by adder U7. This circuit sums the output of data flip-flop U3 and the output from Q c of storage register U6 (with a constant ONE carry input). Since the data flip-flop and storage register are clocked simultaneously, the adder inputs will be the same if the phase flip-flop loaded the current data bit (clock in sync with the data or clock lagging data). With both inputs the same, the adder output is a ONE.. Assuming a data transition and clock leading data, the phase flip-flop would load the previous data bit, the adder inputs would differ, and the adder output is a ZERO. The adder output is AND'ed with the transition bit and the resultant output MSB (U8-12) s routed to the loop filter via P1-22.

(5) Circuit U5 is a retriggerable one-shot with an output pulse period exceeding six seconds. The oneshot is triggered each time a data ZERO is loaded into flip-flop U3, thus maintaining a high to pin 3 of U8. If data ceases, the one-shot output expires and a loss of lock indication (logic ZERO) is developed by gate U8 at P1-17.

(6) Loss of lock is also developed when the loop filter up/down counter overflows. Either an under or an over count signal from the loop filter triggers one-shot U9. The negation output of the one-shot, via U8, then provides a loss of lock signal to the alarm card.


(7) The bit detector also provides true and complement clock and data outputs. Bit rate complement from U1-6 is routed to the loop filter,

the D/A converter, and to the self-test circuits. Bit rate from U1-8 is routed to the loop filter and D/A converter. Data complement from U3-6 is routed to the coder switch and data true from U3-5 is routed to the self-test circuits.

c. Loop Filter (fig. FO-6). The loop filter receives four input bits developed from the phase error decision and the transition signal, and bit rate timing inputs. The circuit provides the digital equivalent of a lead integrate analog filter and its output is an eight bit word to the D/A converter.

(1) Figure 2-5 illustrates the loop filter function. The four bit word representing the phase error input is loaded into an input register. An arithmetic unit accumulates the successive phase words by adding each phase word input to the number stored in the arithmetic unit. An 8-stage up/down counter increases the accumulator capacity. The counter is incremented up or down each time the capacity of the arithmetic unit is exceeded. The final output to the D/A converter is developed by adding the input word to the accumulator output. The output, therefore, is a function of two factors; the phase word in the input register, and the cumulative result of previous phase words.

EL 5820-804-34-TM-5



TO D/A CONVERTER

Figure 2-5. Loop filter, functional block diagram.

(2) The phase word, which is developed from the phase error decision and the transition signal, is loaded into the input register by bit rate clock applied to P1-24. The format of the phase word is defined in table 2-1. When no transition has occurred, the phase word input is all ZERO's. When a transition occurs, the phase word represents a weight and magnitude associated with the detected phase error. In the transmit bit synchronizer, P1-16, P1-17, and P1-18 are connected together in the card file; thus the input phase word associated with each transition is either a + 1 or -1 depending on the early/late gate operation of the transmit bit detector.

Phase error	P1-15	P1-16	P1-17	P1-18	
input	(2 ³)	(2 ²)	(2 ²)	(2 ⁰)	
+7	0	1	1	1	
+5	0	1	0	1	
+3	0	0	1	1	
+1	0	0	0	1	
-1	0	0	0	0	
-3	1	1	0	1	
-5	1	0	1	1	
-7	1	0	0	1	

Table 2-1. Phase Work Format

(3) Adder circuit U6 adds each new phase word with the sum of the previous associated words circulated through register U9. As an example of adder operation, assume U9 contains a binary 9 (1001) and a phase word representing +3 (0011) is present in the input register. The result at the sum output of U6 is a binary 12 (1100), which is entered into U9 at the end of the clock period. The next phase word will be entered into the input register U5 and simultaneously added to the contents of U9 during the next clock period. Assuming this next phase word is a -5, the result at the sum output of U6 will then be:

1100	
+ 1011	
(1)0111	

where the parenthetical 1 represents a carry output. The 4-bit sum output of U6 is a binary 7, which is 5 less than the previous number. In the case where the input phase word represents no transition (0000), the sum output of U6 is identical to the contents of U9, and the output of U9 does not change.

(4) Up/down count control to the balance of the accumulator circuitry is controlled by U1-U4. As shown in table 2-1, the LSB (P1-18) of the phase word input is a transition/no transition indicator and the MSB (P1-15) is a sign indicator. When a positive phase word is present in input registerd U5 (QA low and QD high), the up count control is generated if a carry output from U6 is present. U6-14 high will result in a low at U2-6, and an up count control pulse will be developed at U4-11 afterd U3-6 goes high on the next clock pulse. When a negative phase work is present in input register U5 (QA and QD high), the down count control is developed at U4-8 if no carry output is developed by U6 (U6-14 low).

(5) Since the binary counter chain of U7 and U8 upcounts once each time an overflow from U6 occurs and downcounts each time an underflow occurs, each successive counter stage contains an increasingly significant bit in a binary number representing the phase work accumulation. The status of counters U7 and U8 are transferred into storage registers U10

and U 11 at the end of each clock period.

(6) The outputs of the phase word accumulator beginning with the bit representing 26 are used to provide the less significant bits to the D/A converter. The two most significant bits of the phase accumulation are added to the input register by adder U12 with the input bit representing 20 weight being used to develop the 23 input to the D/A converter. The magnitude of each D/A converter input word is therefore equivalent to:

(Input register state x 8) + (Phase word accumulation + 64)

The sign bit to the D/A converter is developed by adder U13.

d. Digital to Analog Converter (fig. FO-7). The digital to analog (D/A) converter accepts the 8-bit output of the loop filter and develops an equivalent analog output to control the frequency of the frequency synthesizer. The 8-bit output of the loop filter is applied to steer inputs of flip-flops U1 through U4. These flip-flops are loaded at bit rate and their outputs drive the D/A converter. The D/A output provides a current source (maximum +.5 milliamperes) to control the frequency of the synthesizer.

2-5. Frequency Synthesizer

General. The frequency synthesizer (figure 26) а functions as the voltage controlled oscillator for the bit synchronizer. The effective VCO center frequency is selected by five front panel digit switches while tuning is accomplished by the control input from the bit synchronizer. The synthesizer operates over the center frequency range of 10 kHz to 9.9999 MHz, while the tuning range available to the bit synchronizer is a minimum of +0.025 percent of the selected bit rate. The frequency synthesizer utilizes an indirect phase lock loop to develop a stable programmable reference frequency that is then mixed with the output of a VCO. The VCO is tuned by a control input from the bit synchronizer. The difference frequency output between the programmable reference and the VCO is downcounted to produce the center frequency selected by front panel switches.




Figure 2-6. Frequency synthesizer general block diagram.

(1) The synthesizer reference frequencies are developed from a 15 MHz temperature compensated crystal oscillator (TCXO). The output of this oscillator is divided by 37,500 by the reference divider to develop a 400 Hz reference signal to the phase detector.

(2) The phase detector produces a voltage output proportional to the phase difference between the 400 Hz reference signal and the programmable divider output signal. This voltage is then applied to the VCO to adjust the output frequency between 35 and 55 MHz. The VCO output frequency is applied back to the programmable divider input.

(3) The programmable divider divides the VCO output by a number, M, which varies between 87,500 and 137,499 depending on the encoded bit rate selection control inputs. Since the programmable divider

output is applied back to the phase detector input, a feedback loop exists which adjust the VCO to maintain a 400 Hz programmable divider output. Therefore, the VCO provides an internal programmable reference frequency, f $_{\rm R}~$, at a rate equal to 400 Hz x M, where M is the selected division ratio of the programmable divider.

(4) The final output frequency is derived by mixing the programmable reference frequency with the output of the 15 MHz VCO, which is controlled by the bit synchronizer. The resultant difference frequency is then divided by selectable decade and binary counters to produce a nominal output rate equal to selected data rate; however, the exact output rate is dependent on the 15 MHz VCO output.

(5) The output frequency is controlled by using the digital thumbwheel switch settings, a number, N, which is derived from the digital thumbwheel switch settings, and the decade switch setting to control the various internal frequency dividers. Operation over the full output frequency range is accomplished by operating in three decade ranges, as indicated on the thumbwheel decade selection switch, and by internally subdividing each decade range into four octave ranges. The octave range of operation defines the value of N as indicated in table 2-2.

	Table 2-2. Synthesizer Range Selection	on
Range	Digital thumbwheel switch setting	Ν.
А	10000 to 12499	3
В	12500 to 24999	2
С	25000 to 49999	1
D	50000 to 99999	0

(6) To illustrate the frequency synthesis process, assume a case in which an input data rate of 170.00 kb/s has been selected. It can be seen from table 2-2 that the digital thumbwheel switch settings will cause the synthesizer to operate in range B

(N = 2). The programmable divider ratio, M, is given by the expression :

M = 37,500 + (2N x switch setting)

therefore:

M = 37,500 + (4 x 17,000) = 105,500

Since the internal phase locked loop forces the programmable reference frequency, f R, to be equal to $400 \times M$, then:

 $f_{R} = 400 \times 105,500 = 42,200,000 \text{ Hz}$

The center frequency input to the decade divider is obtained by subtracting 15 MHz from f_R , which yields a center frequency of 27,200,00 Hz. The divide by 10 function is selected in this case, and the decade counter produces an output of 2,720,000 Hz. Since N is 2, the 2 N + 1 counter output is 2,720,000 Hz + 8, or 34,000 Hz. This signal is available as the 2 x bit rate clock. The final + 2 stage produces a bit rate clock at 170,000 Hz, which is equal to the INPUT DATA RATE switch setting of 170.00 kb/s.

(7) Internal operating rates and ratios for various INPUT DATA RATE switch settings between 1.0000 and 9.9999 Mb/s are given in table 23. For the switch settings shown, the decade divider is programmed to divide by 1. Operation in the lower decade range is identical except that the decade divider is programmed to divide by 10 or 100 as required.

Table 2-3. Divider Ratios and VCO Outputs

Range	Switch setting	Multiplier	Constant	Divider ratio	VCO output (MHz)	VCO -I5 MHz	N +1 2	2Rout (MHz)	Rout (MHz)
D	99999 x	1	+37500	= 137499	54.999600	39.999600÷	2	19.999800	9.999900
(N = O)	50000 x	: 1	+ 37500	= 87500	35.000000	20.000000 ÷	2	10.000000	5.000000
С	49999 x	2	+ 37500	= 137498	54.999200	39.999200 ÷	4	9.999800	4.999900
(N=1)	25000 x	2	+ 37500	= 87500	35.000000	20.000000 ÷	4	5.000000	2.500000
В	24999 x	4	+ 37500	= 137496	54.998400	39.998400 ÷	8	4.9998000	2.499900
(N=2)	12500 x	4	+ 37500	= 87500	35.000000	20.000000 ÷	8	2.5000000	1.250000
A	12499 x	8	+ 37500	= 137492	54.996800	39.996800 ÷	16	2.499800	1.249900
(N=3)	10000 x	8	+ 36500	= 117500	47.000000	32.000000 ÷	16	2.000000	1.000000

b. Description.

(1) The output of the 15 MHz reference oscillator (fig. 2-7) is applied to a power divider, which provides an output to the internal clock generator and drives a level converter. The con-

verted 15 MHz signal is applied to a fixed counter on the reference divider card. The counter divides by a ratio of 37,500 to produce a 400 Hz reference pulse to the phase detector.




Figure 2-7. Transmit frequency synthesizer, functional block diagram.

(2) The phase detector uses the 400 Hz reference signal to produce an internal voltage ramp each time a reference pulse is received. The output pulse from the programmable divider is then used to sample the ramp voltage. The resultant phase detector output is a voltage proportional to the chase difference between the reference pulse and the Programmable divider output. When the loop is locked, this voltage is used to control the 45 MHz VCO via the loop filter. For acquisition, a frequency detector generates a voltage proportional to the difference between 400 Hz and the output rate of the programmable divider. This voltage is added to the loop filter input, and is also used as a test output.

(3) The 45 MHz VCO output is amplified and filtered on the 45 MHz amplifier card, and distributed to the internal clock generator, the mixer, and the programmable divider input via a power divider.

(4) The programmable divider counts down the VCO output to maintain operation of the phase lock loop at 400 Hz. This is accomplished by first dividing the VCO output by the constant 37,500 plus 1, 2, 4, or 8 times the bit rate switch setting, dependent upon the selected bit rate octave. The 400 Hz output pulse from the programmable divider closes the phase lock loop.

(5) The counter encoder decodes the digital thumbwheel switch settings to determine the octave range of operation and control the number of times the programmable divider divides by the thumbwheel switch setting. The decoder octave range output is also provided to the internal clock generator and the programmable binary counter. The counter encoder also provides the constant 37,500 input to the programmable divider.

(6) The control input from the bit synchronizer is applied through a current-to-voltage amplifier to 15 +0.2 MHz VCO. The 15 _0.2 MHz VCO output is amplified, filtered, and applied to the mixer/output The difference frequency output from the amplifier. mixer, ranging from 20 to 40 MHz, is routed through a low pass filter to a divider chain. A decade divider is included to provide -1, + 10, and 100 functions. The 1 function is used for all bit rates over 1.0000 MHz. The -10 and +100 functions provide decade division for frequencies below 1.0000 MHz. Following the decade counter, a binary counter provides division ratios of 2, 4, 8, 16, s selected by the counter encoder, to produce twice the desired bit rate. The output stage is a divide by two flip-flop which provides the bit rate output.

c. Reference Oscillator (fig. Fo-8). The reference oscillator card contains the 15 MHz temperature compensated crystal oscillator (TCXO) and a 30

MHz band-pass filter. Also included on this card is a power divider and level converters.

(1) The reference frequency for the synthesizer is developed by 15 MHz TCXO Y1. This oscillator is stable within -2 ppm/3 months. The oscillator output is transformer-coupled to one half of dual high speed ECL to TTL level converter U1. The output of U 1 is compatible with the divide by 37,500 circuit on the reference divider.

(2) Bandpass filter FL1 receives the 20-to 40 MHz output of the mixer/amplifier card through a 3 dB attenuator (R3, R5, and R6). The filter center frequency is at 30 MHz, the 1 dB bandwidth is 20 MHz, and the 15 dB bandwidth is 30 MHz. The 30 dB bandwidth is 40 MHz. The output of FL1 is applied through a resistive power divider to the other half of ECL to TTL level converter U1. The level converter output then drives the selectable decade and binary dividers on the reference divider card and the other power divider output (P1-32, 68) is available to the internal clock generator circuit.

d. Reference divider (fig. FO-9). The reference divider provides a divide by 37,500 countdown of the output of the 15 MHz TCXO to produce 400 Hz reference pulses to the phase lock loop. The reference divider card also contains a decade counter to divide the 20-40 MHz output of the mixer/amplifier by 1, 10, or 100 dependent upon front panel decade rate range selected. The decade counter output is then applied to a straight binary counter that further divides the clock signal by 2, 4, 8, or 16 (2N 1) depending on outputs from the counter encoder. The output of the binary counter is 2 times bit rate which is further divided by two to produce bit rate.

(1) The level converted 15 MHz output of the temperature compensated crystal oscillator (TCXO) is divided by a J-K flip-flop of U3 (P1-7) to develop 7.5 MHz into binary counters U4 and U5. Counters U4 and U5 are short counted to divide by 75 (rather than 256) by utilizing the load inputs to preset a count of 181 each time a carry output from U5 occurs. The 100 kHz is used to clock the divide by five counter U6, divide by 50 counters U7 and U8, and output flip-flop U12.

(2) The divide by five counter U6 is preset to count six and the output count 10 is detected by U2 to again preset the counter and to enable divide by 50 counters U7 and U8. These counters are short-counted by presetting to count 206 using the carry output of U8 and the decoded count 10 output of U6 (U2-3) via U2-11. The 400 Hz carry output of U8 steers flip-flop U12 high and then low at a 400 Hz rate to produce a 400 Hz, 50-microsecond positive pulse from the flip-flop (P1-23).

(3) Control for decade counters U9 and U10 is developed from the bit rate select range switch via inverters in the programmable divider. When no decimal division is required, U13-13 is enabled by the .-1 control signal (high on P1-30) and clock is routed directly through U13 and U14 to binary counter U11. The 10 control signal (high on P130) enables U13-9 to select the Q D output of U9 to the binary counter, and the -100 control signal (high on P1-21) enables U13-2 to select the QD output of U10 to the binary Counter.

(4) The counter encoder provides a four bit word to enable one of the U15 AND gates depending on the digital thumbwheel switch settings. These gates receive the 2, -4, +-8, and +-16 outputs of binary counter Ull11 and gate the selected output which is equal to selected rate times two. Bit rate times two (U14-6) is divided by a flip-flop of U3 to develop the bit rate output.

e. 45 MHz Phase Lock Loop (fig. FO-10). The 45 MHz phase lock loop card contains a phase detector, a loop filter, a 35-55 MHz VCO, and a frequency discriminator. The synthesizer phase locked loop is closed through the programmable divider card, where the VCO output is counted down to 400 Hz.

(1) The phase detector section of the phase lock is formed by analog switch U1, amplifier AR1, and analog gate U4. This section uses the hold-sample hold technique to develop the phase error voltage.

AR1 and C1 form an inverting integrator circuit. The maximum negative output voltage is determined by VR1 and CR1, which acts as a clamp at -6.2 volts. The integrator receives input currents from one of two sources:

(a) A positive inpur current from the + 15 volt supply via R2 and gate U1.

(b) A negative input current from the --15 volt supply via R1 and gate U1. At the beginning of the reference period, the positive reference pulse applied to P1-22 closes three parallel connected gate sections of U 1 and allows current to flow through R2 to the integrator. At this time the remaining gate section of U1 is also closed (fig. 2-8), but the current through R2 is much greater than the current through R1. Therefore, the integrator output goes negative until the -6.2 volt clamp voltage is reached. The three parallel-connected gate sections of U1 are opened at the end of the reference pulse and the integrator voltage begins a positive ramp due to the input current from R1. The output pulse from the programmable divider is applied to P1-21. When this negative-going pulse arrives, the output of U2-2 opens the U1 gate section connected to R1. The integrator receives no input current, and the integrator output voltage remains constant while the programmable divider output pulse is present. Since this pulse is also applied to P1-23, an internal analog gate in U4 is simultaneously closed. This allows the integrator output voltage to be transferred to C5, which acts as a storage element. The voltage on C5 is buffered internally by U4 and the buffered voltage appears on U4-11. At the end of the output pulse from the programmable divider, U1-3 is closed, the internal gate in U4 is opened, and the integrator output ramp continues until the next reference pulse arrives. If the loop is operating in sync with the reference pulse and the required VCO output frequency is 45 MHz, the hold signal would occur at mid-bit period as the integrator output is crossing through the zero volt level. A positive or negative output of U4 provides speed up or slow down control to the 45 +10 MHz VCO via the loop filter, AR2.




Figure 2-8. Synthesizer phase detector, timing diagram

(2) Amplifier AR2 and associated components form the loop filter at the input to the 45-10 MHz oscillator. The amplifier has a dc gain of approximately 80. A positive 10 volt output of the amplifier will drive oscillator Y1 to operate at 35 MHz, while a negative 10 volt output causes the oscillator to operate at 55 MHz.

(3) The frequency discriminator is formed by one-shot U3 and operational amplifier AR3. The one shot circuit is triggered by the trailing edge of each sample pulse and develops an output that is adjusted to one-half reference bit period in duration (1.25 milliseconds). When the phase lock loop is operating at 400 Hz, the average output of amplifier AR3 to the loop filter, which represents the sum of the currents through R20 and R15, is zero. When the loop is off-frequency, (not phase locked) the output AR3 to the loop filter provides an error voltage via ,e loop filter AR2 to correct the oscillator output. Resistors R18 and R21 condition the AR3 output to be compatible with the front panel meter.

f. 45 MHz Amplifier (fig. FO-11). The 45 MHz amplifier consists of three amplifier stages followed by a low pass filter. The amplifier input from the 45 +10 MHz VCO is amplified, filtered, and routed to

the programmable divider, the mixer/output amplifier, and the internal clock generator. The 35 to 55 MHz output of the phase lock loop card, which is received at approximately -8 dBm, is further attenuated by 20 dB across resistors R5 through R7 and applied to the RF amplifier stages. The RF amplifier stages are formed by operational amplifier A R1 and transistors Q1 and Q2. The amplifier has an overall gain of approximately 40 to 45 dB as controlled by variable resistor R24. The amplifier bandwidth is 70 MHz. Each stage of the amplifier is transformer coupled to the next, and the output of transformer T2 is applied to 55 MHz low pass filter FI,1. Filter FI.1 suppresses harmonics of the signal and provides an output that is attenuated, split, and routed to the mixer/output amplifier and the programmable divider.

g. Programmable Divider (fig. FO-12). The programmable divider functions within the phase lock loop to count down the 35 to 55 MHz output of the 45 +10 MHz VCO to provide 400 Hz sample pulses to, the sample and hold circuits. This is accomplished by first dividing the VCO output frequency by a 37,500 constant, then further dividing by the digital INPUT DATA RATE switch

setting multiplied by 1, 2, 4 or 8. The divider ratio is thus 37,500 + (2N x switch setting) as illustrated in figure 2-9.




Figure 2-9. Counter divide by $37,500 + 2^{N}x$ switch setting(s) modes

(1) The decade counters used in this application count clock pulses in a normal binary sequence up to a count of 9 (1001) which generates a carry output. The next clock pulse causes the counter to increment to 0 (0000), and the counting sequence is repeated. To achieve a specific count, the counter may be preloaded with the 9's complement code for the desired number (see table 2-4). For example, if a count of 6 is desired, the counter is preloaded with the 9's complement of 6, which is a binary 3 (0011). Then, six clock pulses will cause the decade counter to increment to a count of 9, causing a carry output.

ding

(2) Counters U3 through U7 are decade counters that correspond to the least significant digit through the most significant digit, respectively. The counter array receives either the 9's complement of the fixed program constant of 37,500 (which is 62499) or the 9's complement output of the INPUT DATA RATE thumbwheel switches via the counter encoder. Counter U8 receives the output of the counter encoder that determines the multiplier; i.e., the number of times the switch selection shall be multiplied. By using 9's complementing, the counter array is preset to the value that will cause the desired number of clock pulses to result in a counter overflow.

(3) Because of the high clock rate, prescaling is required. Prescaler U11 divides by either 10 or 11 depending on whether UII-3 is high or low, respectively. Counter U3 is loaded with the least significant digit and controls the counting of U11 Prescaler U11 repeatedly counts to 11 until U3 provides a carry out, after which U3 disables itself using the carry output via U1, and U11 provides a divide by 10 function. Transistor Q1 provides the ECL to TTL interface.

(4) To determine how the counter array increments the required number of times for each programmed input, assume a count of 12340 is desired. The 9's complement code for this number is equivalent to a BCD 87659, which would be the initial state loaded into U3 through U7. Since U3 in his case is preset to a count of 9, the carry output J3-15) would be high, forcing U11 to function simply as a 10 counter. The output rate from U11 is used to clock the rest of the counters. U4 through U7. U2 is connected to decode a load enable signal to the counters when a count of 8 is reached in U4, and U5 through U7 have all reached a count of 9. At this time, the total number of times that the -' 10 output of U 11 has occurred is 9998 8765 (the original state of U4 through U7), or 1233 times, and the total number of input pulses has been 1233 x 10, or 12330 input pulses. Since the load input is now enabled, the counter array will reload on the next output transition from U11, or after 10 more input pulses have been received. Therefore, the total number of input pulses occurring from the time the counter array is originally preloaded to the time the next preload occurs is 12330 + 10, or the desired count of 12340. If the desired count had been 12345, counters U4 through U7 would have functioned in the same manner. However, U3 would have been preloaded to count of 4 (9's complement of 5), and U11 would nave been forced to act as a 11 counter 5 times before reverting to a 10 counter. Therefore, five extra input pulses would have occurred during the process and the total count would have been 12340 + 5, or the desired count of 12345.

(5) The overall timing of the programmable divider is illustrated in figure 2-10 for a switch setting of 15430. At the end of the 37,500 count, flip-flop IJ9-6 is low, forcing U10-8 high which causes the counter encoder to present the switch setting code to

the counter array (U3 through U7) program inputs. When a count of 9998 is reached in U4 through U7, the next clock pulse into the counter array will load the switch program. Since the state of U8 is at 9, the resultant carry output from U8-15 also allows U8 to load a program from the counter encoder into U8. The program received by U8 is the 9's complement of the switch setting multiplier plus 1. In this case, the synthesizer is operating in range B (table 2-2), N is 2, and the multiplier 2 N is 4. The 9's complement of 4 is 5, so the counter encoder programs U8 with 5 + 1, or 6. The counter array continues to count, and each successive count of 9998 results in reloading the switch setting and advancing the state of U8. At the end of the third switch setting count cycle, U8 is advanced to a state of 9 which, in conjunction with the high output of U9-6 satisfies gate UO1 and presents a low to the counter encoder from U10-8. This low causes the counter encoder to present the program constant 62,499 (9's complement of 37,500) to the counter arra3y and a program 9 to U8. The next count of 9998 in U4 through U7 has several effects. The counter encoder program is loaded, and the carry pulse from U8-15 allows Ut9-6 to toggle back to a low state as well as steering U9-2 high on the next clock pulse. Now, during the 37,500 count, the low output of U9-6 holds U10-8 high even through U8 is in the 9 state, and switch settings are reapplied to the counter array program inputs. The output of U9-3 is used to control the sample function in the phase detector. This output, which was steered high at the beginning of the 37,500 count, is steered low by U1-2 when a count 6480 is decoded at U211. Thus, U9-2 is high for 231 (6480-6249) cycles of the + 10 counter (U11) output, resulting in a 52±10 µsec pulse which repeats each time the divider process goes through a complete cycle.




Figure 2-10. Programmable divider, timing diagram

(6) The inverters of U12 route the + 1, + 10, + 100 controls signals from the INPUT DATA RATE switches to the divider circuits on the reference divider card.

h. Counter Encoder (fig. FO-13). The counter encoder, when enabled, gates the 9's complement 20bit code from the five digital INPUT DATA RATE thumbwheel switches (4 bits per switch) to preload the programmable divider card. When thumbwheel switch inputs are inhibited, the counter encoder output is a binary equivalent of the decimal 62499 (9's complement of 37500). The multiplier control section of the counter encoder is programmed by the three most significant thumbwheel switch settings. These digits are examined to determine proper encoding for the programmable divider multiplier section and the binary counter on the reference divider. When inhibited, multiplier coding is (1001).

(1) Circuits U1 through U4, U7, and U12 through U13 provide for gating of the thumbwheel switch 9's complement code to the programmable divider when enabled by the load signal received vi P1-12. Each input is either inverted twice or not a all to produce no change when the counter encoder is enabled by a high on P1-12. The NAND and AND gates, however, provide a binary equivalent of the decimal 62499 to the programmable divider when the switch inputs are inhibited by a low on P1-12.

The outputs are tabulated in table 2-5.

			(P1-12 low)
Digit	Bit Pin		constant code
	2 ⁰	P1-31	1
1	2 ¹	P1-26	0
(least significant)	2 ²	P1-62	0
	2 ³	P1-67	1
	2 ⁰	P1-33	1
2	2	P1-28	0
	2 ²	P1-64	0
	23	P1-32	1
	2	P1-39	0
3	2	P1-7	0
	22	P1-9	1
	23	P1-6	0
	2	P1-3	0
4	2	P1-45	1
	22	P1-13	0
	23	P1-55	0
	2	P1-57	0
5	2	P1-11	1
(most significant)	$2^{0} \\ 2^{1} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{3} \\ 2^{2} \\ 2^{3$	P1-48	1
	2 ³	P1-21	0

Table 2-5. Counter Encoder Program Outputs

(2) To program the multiplier section of the programmable divider and for control of the binary counter on the reference divider, 4-bit digital comparators U1, U5, U6, U8, U9, and U10 are used to examine the three most significant digits of the thumbwheel switch outputs. Output changes occur

at the 50,000, 75,000, and 87,500 points of the 9's complemented binary input to the counter encoder (see table 2-6). The digital comparators are arranged to detect these numbers and provide the correct output code. Comparator U8 controls the change at the 50,000 point. The most significant thumbwheel switch digit (4bits) is applied to the AO through A3 inputs of the comparator and the B inputs are tied to a fixed count of 5 (binary 1010). Since the A > B input (pin 4) to this comparator is high while the other cascade inputs are low, and A = B output is impossible. The comparator A >B output goes high when the most significant digit is equal to or greater than a binary 5 (switch setting > 4). The code change occurring at 75,000 is detected by comparators U5 and U9 connected in cascade. Connections to U5 are identical to those of U8 except the second most significant digit is examined for a 5 or The outputs of U5 are connected to the greater. cascade inputs of U9 while the AO through a A3 inputs are connected to the most significant digit. The BO through B3 inputs of U9 are connected such that the comparator examines inputs for a magnitude equal to or greater than 7. The code change at 87,500 is similarly detected by cascaded comparators U1, U6 and U10 which are connected to detect the digits 5, 7, and 8, respectively. Gates U14 and U15 provide the appropriate output codes to the synthesizer as indicated in table 2-7.

Table 2-6.	Counter	Encoder	Ranae	Decodina

	Thumbwheel	Counter encoder			Compa	rator out	puts		
Range	switch settings	binary inputs	UB-7	UB-5	U97	U95	U17	U105	
А	10000 to 12499	89999 to 87500	0	1	0	1	0	1	
В	12500 to 24999	87499 to 75000	0	1	0	1	1	0	
С	25000 to 49999	74999 to 50000	0	1	1	0	1	0	
D	50000 to 99999	49999 to 00000	1	0	1	0	1	0	

Range	N	2N	Multiplier program, Z 9's complement of 2"' +1			Binar	y Counte (÷2N+		ol		
					-	P1-29	P1-35	÷2	÷4	÷8	÷16
			2	P1-71	P1-61						
								P1-59	P1-24	P1-60	P1-46
А	3	8	2	0	0	1	0	1	0	0	0
В	2	4	6	0	1	1	0	0	1	0	0
С	1	2	8	1	0	0	0	0	0	1	0
D	0	1	9	1	0	0	1	0	0	0	1
P1-12											
			9	1	0	0	0	1	-	-	-
low											

i. 15 MHz Amplifier (fig. FO-14). The 15 MHz amplifier card contains a current to voltage amplifier, an RF amplifier, a bandpass filter, and an attenuator. The current to voltage amplifier receives the control input from the bit synchronizer and provides a correction voltage to the 15 MHz VCO. The remainder of the circuits on the card receive the output of the VCO and provide amplification and filtering of the 15 MHz input to the mixer.

(1) The current-to-voltage amplifier, AR1, receives the control current output of the bit synchronizer digital/analog converter. AR1 produces an output voltage proportional to the input current with a scale factor of 3.8 V/ma. The resultant correction voltage output from AR1 is routed to the control input of the 15 MHz VCO.

(2) The output of the 15 MHz VCO is received through a 6 dB attenuator formed by resistors R14, R15. and R16 and applied to the two stage RF amplifier. This is the same type amplifier as used in the 45 MHz amplifier except that it has no input operational amplifier stage; therefore, the gain is fixed at approximately 24 dB. The amplifier output, at approximately 19 dBm, is applied across a 6 dB attenuator formed by resistors R1, RS, and R6 to bandpass filter FLI. The filter center frequency is 15 MHz, the 20 dB bandwidth is 9 MHz, and the 40 dB bandwidth is 15 MHz. The filter output is applied through 3 dB attenuator R2, R7, and R8 to the mixer/output amplifier.

j. Mixer/Output Amplifier (fig. FO-15). The mixer/output amplifier card contains a double balanced mixer that accepts a 45 +10 MHz input and a 15 MHz input to develop a 30 \pm 10 MHz output. The card also contains a three stage RF amplifier and attenuators for matching and level setting. The output (20 to 40 MHz) is routed to a a low pass filter on the reference oscillator card.

(1) The high level 45 +10 MHz input is applied across a 2 dB attenuator formed by R8, R11 and R12 and provides a +7 dBm input to mixer U1. The 15 MHz input is applied across a 6 dB attenuator formed by R23 through R25 to provide a 0 dBm input to the mixer. The difference frequency output, 20 to 40 MHz, is applied across a 26 dB attenuator formed by resistor R9, R10, and R13 through R15 to the RF amplifier.

(2) This three stage amplifier is identical to the circuit used on the 45 MHz amplifier card. The amplifier output is applied through a low pass filter on the reference oscillator card to the programmable decade and binary counters on the reference divider card.

k. 15 MHz VCO. The 15 MHz VCO, A2Y2, is a Vectron Laboratories, Inc., VCO part number 2721208. The center frequency stability is 1 kHz/day.

The control voltage input is +5.0 volts peak, producing a deviation of +9200 kHz. A screwdriver adjustment permits maintenance adjustment of center frequency.

2-6. Coders and Interface

a. General.

(1) The coder switch section of the coders and interface (fig. FO-1) permits selection of bit syn data or bypass data, provides differential encoding when selected, and provides gating for selection of externally error coded data or data with no error coding.

(2) Bypass data from the input circuits and data from the bit synchronizer are applied to the input data gates. When the STD/CLK/ICF switch is in the CLK position, bypass data is gated to the differential encoder; in either of the other switch positions, bit synchronizer data is gated to the encoder. If the differential coder is enabled (DIFF ENCODE switch in ON position), each data ONE bit received at the input develops a transition at the output while each data ZERO bit produces no transition. When the DIFF ENCODE switch is set to OFF, the data passes through the coder unchanged except for a one-bit period delay. The output of the differential coder is applied to the no error coding gates and, via the coder interface card, to the external error coder. When the TRANSMIT ERROR CODING switch is set to NONE, data an clock are gated directly from the differential coder through the data and clock OR gates to the data out flip-flop.

(3) Data, bit rate clock, and two times bit rate clock are routed via the coder interface to an external coder. If the TRANSMIT ERROR CODING switch is set to EXT, externally coded data (symbols) and accompanying clock are returned via the coder interface and applied through the data out flip-flop. Any of the external coder interface clock signals may be inverted by switches located on the coder interface card. In all coding modes, the data output of the data out flip-flop and clock from the clock OR gate are routed to the LOS/ cable driver

b. Coder Switch (fig. FO-16). The coder switch consists of encoder switching logic and decoder switching logic. Only the encoder switching logic functions are discussed in this paragraph; the decoder switching logic functions are discussed in paragraph 2-11. The coder switch receives transmit data from the bit synchronizer or directly from I input interface and, if selected, provides differential encoding. The differential coder output is provided for use by an external error correcting coder. The coder switch also provides the selection of the resulting externally encoded data, or the direct

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

output of the differential coder for subsequent processing by the LOS/cable driver.

(1) When the STD/CLK/ICF switch is in the CLK position (P1-16 grounded), output pin 4 of inverter U14 is high to enable pin 4 of AND gate U1. In this mode, bypass data from the input interface card is gated to the differential coder formed by adder U4 and one flip-flop section of U5 and the transmit bit sync data input (P1-42) is disabled. In any other switch position, data from the transmit bit synchronizer is gated to the differential coder.

(2) In this application, bit rate clock is applied to both P1-9 and P1-43, and twice bit rate clock is applied to both P1-52 and P1-53. Because either U1-1 or U1-10 is high, depending on the input to U14-3, bit rate clock is always present at U1-8 and twice bit rate clock is always present at U8-6.

(3) When differential encoding is selected (DIFF ENCODE switch is set to ON), ground is applied to the pin I input of adder U4. This adder is also grounded at a second input (pin 3) and data is applied to the third (pin 4); Therefore, the sum output will be the same as the data input. Thus, JK flip-flop U5 will toggle each time a negative clock trasition occurs when data is a logic ONE and will not switch when data is a logic ZERO. If differential encoding is not selected, a logic ONE is applied to one input of the adder. In this mode, the data is added to ONE (effectively inverted) and applied to the K input of the flip-flop. Thus, the data simply shifts through flip-flop U5. The Q putput of U5 is routed via P1-51 to the external error correcting coders and is also applied to pin 13 of AND gate U2.

(4) Selection of the signal to be processed is accomplished by AND gates U2 and U6, and the OR gates of U7. These gates are controlled by the TRANSMIT ERROR CODING switch.

Change 1 2-23

(a) When the ERROR CODING switch is in the EXTERNAL position, all AND gates of U2 and U6 are inhibited since P1-15 and P1-24 are both high, forcing U3-6 and U2-8 low. Placing the TRANSMIT ERROR CODING switch in this position applies a ground to P1-10, causing a high output from U14-6 which is used to enable the external encoder line receivers on the coder interface card. Data (P1-7) and clock (P1-46) from the external coder via the coder interface card are applied to the data out flip-flop U5 through the OR gates of U7.

(b) If the ERROR CODING switch is in the NON position, P1-10 and P1-24 are both high, and PI-15 is grounded. The resultant low output from U14-6 disables the external encoder line receivers on the coder interface card and forces the signals at P1- 7 and P1-46 high. The resultant low at U6-2, U6-3 and U2-1 disables these gates. The resultant high at U2-12 and U2-4 allows the differential encoder output (U5-9) and bit rate clock (Ui4-21 to be gated to data out flip-flop U5 via the OR gates of U7.

(5) The Q output of flip-flop U5-25 provides data and the output of U7-8 provides the appropriate clock (bit rate or bit rate times two) to the LOS/cabledriver.

c. Coder Interface (fig. FO-17). The coder interface card contains five dual line drivers and two dual line receivers that provide interface between the ICF' modem and the external error coder and decoder.

(1) Circuits U1 through U5 are identical dual line drivers that convert logic inputs to differential outputs. A logic ONE is the off state of the driver and a logic ZERO is the on state (fig. 2-11). A logic ONE is 0 volt while a logic ZERO is between -70 and -135 millivolts, and the drivers have a current sink of between 3.5 and 7 milliamperes.




Figure 2-11. Coder interface output.

(2) Line receivers U6 and U7 receive differential input signals such as those generated by line drivers U1 through U5, and produce TTL logic compatible outputs. The outputs switch when a differential input voltage of 25 millivolts is received. Line receiver U6 is enabled by a high on pin 6 only when the TRANSMIT ERROR CODING switch is in the EXT position. Otherwise, the outputs remain high when a low is applied to pin 6. Line receiver U7 functions the same way as U6 except that it is enabled only when the RECEIVE ERROR CODING switch is in the EXT position.


(3) Switches S1 through S6 provide the capability of inverting the appropriate balanced input/ output signals. On all switches, position 1 provides the normal polarity and position 2 provides the inverted polarity.

2-7. Drivers

a. General. The ICF modem contains two types of drivers (fig. 2-12). The drivers on the LOS/cable driver card convert the output of the coders and interface to a bipolar NRZ format for transmission over an appropriate interconnect facility (LOS or cable). The drivers on the line driver card retain the NRZ format received from the coders and interface,

for its interface with the interconnect facility. Collectively, the circuits of the drivers are contained on three cards as shown in figure 2-12. The 75-ohm unbalanced, the 50-ohm unbalanced, and the LOS out- puts are developed on the LOS/cable driver card, and are routed directly to the appropriate connector pins on the rear panel of the modem. The two 75- ohm balanced outputs, one from the line driver card (A2A1A1A21) and the other from the LOS/cable driver card (A2A1A2A3), share the same set of out- put pins on the modem rear panel connector. The required switching for selecting either of the two 75-ohm balanced signals is located on the NRZ inter- face card (A2A1A2A2), from which the selected signal is applied directly to the output connector pins on the modem rear panel.

b. LOS/Cable Driver (fig. FO-18). The LOS/ cable driver (A2A1A2A3) receives NRZ-L data and clock from the coder section of the coder switch and develops bipolar NRZ outputs at + 23, + 10 or 0 dBm to drive cable loads of 50 ohms and 75 ohms unbalanced and 75 ohms balanced. A 75 ohm unbalanced output is also provided at power levels of -2, -12, or -22 dBm to drive an LOS microwave link. A test output is also routed to the LOS/cable receiver decoder (A2A1A2A1).



(1) The input logic, U1 through U4, converts the NRZ-L data such that the output amplifiers develop bipolar NRZ data. The bipolar NRZ format is one in which ONE bits are represented by alternate positive and negative levels while ZERO bits are represented by ground levels. When the data input is high (logic ONE), the outputs from inverters of U1 steer flip-flops of U2 such that the input ONE is shifted into U2 (Q output pin 5) and U2 (Q output pin 9) is allowed to toggle to the opposite state. Outputs of U3 then steer flip-flops of U4 to provide the appropriate positive or negative control inputs to the amplifiers. When the data input is low (logic ZERO), flip-flop U2 (Q output pin 5) is steered to a zero and both AND gates of U3 are inhibited. The resultant high outputs from AND gates of U3 steer the Q out- put pin 7 of flip-flop U4 low and the Q output pin 6 of flip-flop U14 high. Thus, an input logic ONE causes the states of U4-7 and U4-6 to be identical highs or lows depending on the state of U2, while an input ZERO forces U4-7 low and U4-6 high.

(2) Transistors Q1 and Q2, Q3 and Q4 form a complementary pair of differential current mode switches with OR'ed collectors which assume the states indicated in table 2-8. The output from the junction of Q2 and Q4 is either a positive or negative current, or ground when both transistors are on and the source current equals the sink current. The out- put from the junction of Q1 and Q3 is either a positive or negative current with the opposite polarity from the other current output (Q2 and Q4), or ground when both transistors are off. The voltage levels at the outputs of the current mode switches (which are equal and opposite), and thus the power outputs of the circuit are controlled by using switch S1 to change the load resistances. The link test out- put is taken directly from the attenuator outputs while the ICF data is applied to amplifier/line drivers Q5, Q6 and Q7, Q8. The outputs of the line drivers then drive the ICF cable or LOS microwave link through the appropriate impedance matching resistors.

c. Line Driver (fig. FO-20). The line driver card contains two identical sections to convert logic level inputs to balanced outputs to interface with external equipment.

(1) The logic level inputs to the line drivers are applied through hex inverters of U1 to switching transistors that drive the differential amplifiers.

Since the two driver circuits are identical, only the circuit associated with the P1-16 input is discussed. Transistor Q2 is biased such that when U1-4 is low, Q2 is on, and the current through R4 provides base drive to Q1, which is a saturating switch. Since Q3 receives its base drive from Q1 collector, Q3 will be off. The current through R7, in this case will flow through R2 through CR6, causing Q5 to supply no base drive current to Q7. Since Q7 is off, Q6 will be on because of the base current received through R6The resultant output with S1 in position 1, is P1-22 high and P1-21 low, R8, and R14. When U1-4 goes high, transistor Q4 and diode CR5 will back-bias diode CR6 and cause CR3 to conduct, reversing the states of all the remaining transistors and therefore the outputs.

(2) The amplifier outputs are routed through switches that permit polarity inversion to the output connectors. Each amplifier output is also connected to one section of line receiver U2. The line receivers reconvert the signals to logic-level outputs for test purposes.

d. *NRZ Interface* (fig. FO-18.1). The two 75-ohm balanced driver outputs are applied to the NRZ interface card. The bipolar NRZ outputs are routed to input pins 31 and 33, and the NRZ outputs are routed to input pins 30 and 32. The position of switch S1 determines which output is selected as the modem output. When S1 is in position 1, the 75-ohm balanced outputs from the LOS/cable driver card are applied to the modem output connector. When S1 is in position 2, the outputs from the line driver are routed to the modem output connector.

2-8. Receivers


a. General. The receiver circuits (fig. 2-13) accept an input from the interconnect facility. The LOS/cable input circuits provide cable equalization and also convert the bipolar NRZ format to logic- level NRZ-L outputs (fig. 2-14). The bipolar NRZ format represents ONE bits by alternating positive and negative voltages. Positive and negative comparators in the LOS/cable receiver decoder detect the voltage excursions and develop ICF1 and ICF2 signals which are OR'ed by the input interfaces card to develop logic level ONE bits. The bipolar NRZ ZERO bits are represented by ground levels. In this case, the outputs of both comparators are high with a resultant logic level ZERO from the OR gate (ICF


		Table 2-8. Bala	nced Amplifier D	Prive	
U4-7	U4-6	Q1	Q2	Q3	Q4
		055	<u></u>	0.1	055
1	1	OFF	ON	ON	OFF
0	0	ON	OFF	OFF	ON
0	1	ON	OFF	ON	OFF

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

data). In the test mode, a similar bipolar NRZ link test signal from the LOS/cable driver is relay switched to the comparators and is inserted in place of the ICF signals. The LOS, 50-ohm unbalanced, and 75-ohm unbalanced inputs to the modem are routed directly to the LOS/cable receiver and de- coder card (fig. 2-13). The 75-ohm balanced input is applied to the NRZ interface card, where the input

signal is switched to either the 75-ohm balanced receiver on the LOS/cable receiver and decoder card or is sent to the NRZ receiver on the NRZ interface card. After the LOS, balanced, or unbalanced input signal has been processed by the receiver circuits, the receiver output is sent to the receive bit sync. Relay K1 provides for the application of a test signal to the NRZ receiver.





Change 1 2-26.1




Figure 2-14. Bipolar NRZ to NRZ conversion.

b. LOS/Cable Receiver and Decoder (fig. FO-19). The LOS/cable receiver and decoder provides input selection, filtering, equalization, amplification, and decoding of the received signal. (1) The input selection, filtering, and equalization functions of the circuits are controlled by four card-mounted switches, S1 through S4. The functions of these switches are given in table 2-9.

hes
0

Switch		Position	Function
A2A1A2A1S1		1	Selects input filter for use at input data rates from 19.200 kb/s to 225.00 kb/s if LOS microwave input is used; selects no first stage of equalization if any cable input is used.
		2	Selects input filter for use at input data rates from 225.01 kb/s to 1.8000 Mb/s if LOS microwave input is used.
		3	Selects input filter for use at input data rates from 1.8001 Mb/s to 5.0000 Mb/s if LOS microwave input is used; selects use of first stage of equalization if any cable input is used.
	A2A1A2A1S2	1	Selects operation with cable inputs.
		2	Selects operation with LOS microwave input.
	A2A1A2A1S3	1	Selects use of second stage of equalization at decoder input.
		2	Selects use of no equalization or filtering at decoder input.
		3	Selects use of low pass filter at decoder input.
	A2A1A2AIS4	1	Selects 50-ohm unbalanced cable input.
		2	Selects 75-ohm unbalanced cable input.
		3	Selects 75-ohm balanced cable input.

(2) If an LOS input (P1-2) is used, AR1 provides a stage of preamplification, with a gain of 25 dB. The output of AR1 is applied through one of the switchable lowpass filters to S2. The lowpass filters consist of resistor R5 and the capacitor combinations shown below:

S1 Position	3 dB Bandwidth	Capacitors	Capacitance
1	55 kHz	C9 + C2	510 pf
2	3.6 MHz	C9 + C5	95 pf
3	10MHz	C9	39 pf

(3) If one of the cable inputs is used, S4 is used for input selection. The selected input is routed

through S1, which provides the capability of switching into the circuit a stage of cable equalization (L2, L4, R10, R12) and then to S2 which selects either the LOS or the cable input for further processing.

(4) The input selected by S2 is amplified by AR2. Resistor R2 permits adjustment of the gain of AR2 to obtain the proper output level (2.4 V p-p at TP1) regardless of the input signal level. Switch S3 permits the selection of a second stage of cable equalization (L3, R14), a lowpass filter (R15, C12) which eliminates system noise above 15 MHz, or a straight through path to the next stage.

(5) Data from AR2 is applied through contacts of relay K1 (energized except when SOURCE switch is in TEST position) to differential comparators U1 and U2. The threshold of comparator U1 is set to + 03 volt and the threshold of comparator U2 is set to -0.3 volt. When a ONE bit is received, the threshold level of one of the comparators is exceeded, with a resultant ground level output from that comparator. When ZERO bit is received, both comparators produce positive outputs. (These signals are OR'ed in the input interface card to produce NRZ coded data.)

(6) When the SOURCE switch is set to the TEST position, relay K1 is deenergized by an open at P1-25 and the test output from the LOS/cable driver is routed to the comparators.

c. NRZ Interface (fig. FO-18.1). The NRZ interface provides switching for the 75-ohm balanced, bipolar NRZ and NRZ input signals, and also provides the receiver circuits for NRZ format input signals.

(1) Card-mounted switch S2 is used to switch the balanced input signal, which is received on P1-28 and P1-29. If the balanced input signal is in a

bipolar NRZ format, S2 is placed in position 1 so that the signal is routed to the LOS/cable receiver and decoder through P1-8 and P1-9. For a balanced input signal that is in a NRZ format, S2 is set to position 2, and the input signal is applied to the NRZ receiver U1 through test relay K1. The output of the NRZ receiver is routed through the digital multiplexer U2 to the receive bit synchronizer via output pin P1-27.

(2) Relay K1 serves as a means of connecting the NRZ driver output on P1-30 and P1-32 to the input of NRZ receiver U1 for modem self-testing. Relay K1 provides a path for looping the NRZ driver outputs into the NRZ receivers, whenever the SOURCE switch on the front panel is set to the TEST position, which deenergizes the relay.

(3) The digital multiplexer U2 selects one of three inputs to the receive bit synchronizer, de- pending on the position of card-mounted switch S2 and the TEST switch located on the modem front panel. When S2 is in position 1, the output of the LOS/cable receiver on P1-10 is selected and applied to the input to the receive bit synchronizer through P1-27. When S2 is in position 2, the output of the NRZ receiver U1 is applied to the input of the receive bit synchronizer through P1-27. During self- test, when the TEST switch is in position 3, a test sequence presented on P1-12 is selected and applied by the multiplexer to the input of the receive bit synchronizer through P1-27.

2-9. Receive Bit Synchronizer

The operation of the receive bit synchronizer is identical with the transmit bit synchronizer (para 2-4). A functional block diagram of the receive bit synchronizer is shown in figure 2-15.

Change 1 2-28




Figure 2-15. Receive bit synchronizer, functional block diagram.

2-10. Receive Frequency Synthesizer

The operation of the receive frequency synthesizer, which is controlled by the RECEIVE SYMBOL RATE

switches, is identical to the transmit frequency synthesizer (para 2-5). A functional block diagram of the receive frequency synthesizer is shown in figure 2-16.




Figure 2-16. Receive frequency synthesizer, functional block diagram.

2-11. Decoders and Interface

a. General. The decoders and interface (fig. 2-17) operates in one of two primary modes dependent upon the setting of the RECEIVE ERROR CODING switch. When the RECEIVE ERROR CODING switch is set to EXTERNAL, the decoders and interface supplies symbol rate clock and symbols from the receive bit synchronizer to the external decoder. The external coder/decoder

then returns decoded data and data rate clock to the decoders and interface. When the RECEIVE ERROR CODING switch is set to NONE, the external decoder is bypassed. As a secondary mode, the output of the decoder switching function is either differentially decoded or not, depending on the setting of the DIFF DECODE switch.




Figure 2-17. Decoders and interface, functional block diagram

(1) The inputs and a one-half symbol rate clock generated by a flip-flop located on the PN sequence generator card are provided to the external decoder via 3 line drivers on the coder interface card. When the RECEIVE ERROR CODING switch is in the EXTERNAL position, an inverter input on the coder switch card is grounded, which enables two line receivers on the coder interface card and allows decoded data from the external decoder to be routed to the differential decoder.

(2) When the RECEIVE ERROR CODING switch is in the NONE position, the external decoder is bypassed and the differential decoder operates directly on the data and clock from the receive bit synchronizer.

(3) The differential decoder receives either externally decoded data or the output from the receive bit synchronizer along with the respective clock signals. With the DIFF DECODE switch in the ON position, the decoder converts input transitions to output ONE's and no transitions to output ZERO's. The differential decoder is bypassed when the DIFF DECODE switch is in the off position. The differential decoder output data, accompanied by clock, is routed to the output circuits.

b. Coder Switch (fig. FO-16). The coder switch consists of encoder and decoder switching logic. Only those functions associated with the decoders and interface are discussed in this paragraph. The encoder switching functions are covered in paragraph 2-6 b.

The decode logic of the coder switch (1) receives data and clock from the external decoder or from the receive bit synchronizer and provides appropriate gating for the selected signals. The decode logic also provides differential data decoding, when selected. When the RECEIVE ERROR CODING switch is in the EXTERNAL position, the external decoder is enabled and data is received via PI-69, OR'ed by U11, and applied to the data input of one flip-flop of U12. The data is loaded by clock from the external decoder received via P1-64 and a second OR gate of U11. When the coder switch is in the NONE position, AND gates of U10 are enabled by the high output of U3-12. In this mode, data and clock from the receive bit synchronizer are received via P1-32 and P1-33, respectively. The bit synchronizer data is then loaded into flip-flop U12 the same way as for the decoded data. The AND gates of

U9 are not used since they are alwyas inhibited by the low output of U14-12.

(2) The outputs of data flip-flop U12, flip-flops of U13, adder U4 and gates of U8 provide for differnetial decoding or no decoding as selected by the DIFF DECODE switch. When the switch is in the OFF position, AND gate U8 (pm 9) is enabled by a high output from U14-10. The Q output from data flip-flop U12 is then gated and inverted through U8 to the data input of flip-flop U13 (pin 12). When the decode swithc is set to ON, U8-9 is inhibited and U8-13 is enabled. Decoding is then accomplished by summing the Q output of U12 with the Q output of U13. If no transition has occurred between bits, the flip-flop states will be identical and the sum of the outputs will be a ONE. This ONE bit is inverted through gates of U8 and the data output flip-flop, U13, is loaded with a ZERO. When a bit transition has occurred, the and Q outputs are the same (the flip-flop states are different), their sum is ZERO and output flipflop U13 is loaded with a ONE. The data and clock outputs from P1-66 and P1-58 are routed to the output circuits.

c. Coder Interface. The coder interface contains the line drivers and receivers necessary to operate with an external error correcting decoder. The operation of the coder interface is discussed in paragraph 2-6 c.

2-12. Output Circuits

The output circuits generate the a. General. necessary output signal characteristics to provide the demodulated data and reconstructed clock to the digital user. A block diagram of the output circuits is shown in figure 2-18. The data and reconstructed clock are provided directly to the digital user via two identical line driver circuits on line driver card A2A1A1A23. The standard data and clock outputs of this card provide 6volt peak-to-peak balanced signals into a balanced 75ohm load. The card also contains a dual line receiver to monitor the data and clock outputs and provide signals compatible with the internal test circuits. Line driver A2A1A1A22 provides an identical set of outputs for use by a second digital user, if required.




Figure 2-18. Output circuits, functional block diagram.

b. Line Drivers (fig. FO-20). The two line driver cards each contain two identical sections to convert logic level inputs to balanced outputs to interface with external equipment.

(1) The logic level inputs to the line drivers are applied through hex inverters of U1 to switching transistors that drive the differential amplifiers. Since the two driver circuits are identical, only the circuit associated with the P1-16 input is discussed. Transistor Q2 is biased such that when U1-4 is low, Q2 is on, and the current through R4 provides base drive to Q1, which is a saturating switch. Since Q3 receives its base drive from Q1 collector, Q3 will be off. The current through R7, in this case will flow through R2 via CR6, causing Q5 to supply no base drive current to Q7. Since Q7 is off, Q6 will be on because of the base current received through R6, R8, and R14. The resulting output, with S1 in position 1, is P1-22 high, and P1-21 low. When U1-4 goes high, transistor Q4 and diode CR5 will back-bias diode CR6 and cause CR3 to conduct, reversing the

states of all the remainving transistors and therefore the outputs.

(2) The amplifier outputs are routed through switches that permit polarity inversion to the output connectors. Each amplifier output is also connected to one section of line receiver U2. The line receivers reconvert the signals to logic level outputs for test purposes.

2-13. Internal Clock Generator

a. General. The internal clock generator is shown in figure 2-19. The operation of the internal clock generator is similar to the equivalent sections of the transmit frequency synthesizer, discussed in paragraph 2-5. The stable clock card receives the programmable reference frequency, f R, and a stable 15-MHz reference signal from the transmit frequency synthesizer, and provides a logic-compatible output of the difference frequency. This function is equivalent to the function of the mixer/output amplifier card along with the filter and level converter located on the reference oscillator card of the transmit synthesizer. The same reference divider is used, and the reference divider control inputs are connected in parallel with the control lines for the

reference divider in the transmit frequency divider. The result, since a stable 15-MHz reference signal is used instead of the 15-MHz VCO output, is a clock signal at the selected INPUT DATA RATE. A line driver provides the clock signal to the digital user as a balanced output.




Figure 2-19. Internal clock generator, functional block diagram.

b. Stable Clock Circuit (fig. FO-21). The stable clock output is the selected bit rate, unaffected by variations in the control voltage to the VCO. To implement this function, the output of the 15 MHz reference oscillator is mixed with the amplified output of the 45 +10 MHz phase lock loop oscillator. The resultant 20-to-40-MHz clock is amplified, filtered, and then downcounted by decade and binary counters on an additional reference divider card.

(1) The 15-MHz input from the reference oscillator is received at the stable clock card via P1- 28 and applied across the attenuator formed by resistors R7, R11, and R12 to the input of mixer U1. The 45+10 MHz input from the 45-MHz amplifier is received via P1-11 and applied across the attenuator formed by R23 through R25 to the second input of the mixer. The difference frequency, 20 to 40 MHz, is transformer-coupled to the input of the three stage RF amplifier formed by operational amplifier

AR1 and transistors Q1 and Q2. This amplifier is identical with the circuit used on the 45 MHz amplifier card and has a gain of approximately 40 to 56 dB as controlled by variable resistor R37.

(2) The output of transformer T2 is attenuated by R39, R41, and R42, and applied to low pass filter FLI. This filter suppresses undesired mixer products and provides an output through attenuator R40, R43, and R44 to ECL to TTL converter U2. The resultant stable output between 20 and 40 MHz is a multiple of the selected bit rate and is appropriately counted down to the selected frequency through binary and decade counters of the reference difider.

c. The operation of the reference divider is discussed in paragraph 2-5 d and the operation of the line driver is discussed in paragraph 2-12 b.

2-14. Test and Monitor Functions

a. General. The PSK modem contains a group of circuits which, in conjunction with various front panel indicators, provide a means of monitoring the operational status of the unit. The status monitoring capabilities along with the built-in test circuits provide a means of rapidly verifying operation or diagnosing a malfunction.

b. Fault and Status Monitor Functions. The signal flow of the fault and status monitor functions is shown in figure FO-2.

(1) The front panel fault indications are developed from the following signals:

(a) The transmit bit detector develops a logic 0 output when, in the transmit bit synchronizer, a loop filter overflow or underflow occurs (para 2-4 b and c).

(b) The transmit bit detector in the receive bit synchronizer develops a logic 0 output when a loop filter overflow or underflow occurs.

(c) The thermostat, which is positioned to monitor the temperature of the outlet air, provides a ground whenever the outlet air temperature exceeds 180°F.

(2) The presence of a fault indication other than overtemperature causes the same result. Each fault indication sets a latch circuit on the alarm circuits card. Each latch output is applied to one of two OR gates. One OR gate is activated by the transmitter section fault signal and the other by a receiver section fault signal. Each OR gate output illuminates a front panel indicator showing which section developed the fault signal. Additionally, the presence of a fault indication at either OR gate output causes the blinker generator and relay K1 (via driver U1) to be energized. Relay KI provides one contact closure for remote fault status monitoring purposes, and a second contact closure which activates the audible alarm if enabled by the front panel ALARM switch. The blinker generator output is gated with the latch outputs and the fault indicator signals to cause the appropriate front panel indicators to flash as long as the faults are present. If any of the faults are cleared after the appropriate latch circuits have been set, the gating networks provide steady ON indications at the front panel.

(3) The thermostat is connected directly to the associated indicator as well as the reset line and the audible alarm via a diode. In the event of a temperature fault, all fault indicators illuminate and the alarm sounds. In this case, none of the indications can be reset or disabled.

(4) All fault latches are resettable by momentarily setting the ALARM switch to RESET. The RESET position also illuminates all fault indicators for lamp test purposes.

(5) circuits on the digital to analog meter card are connected to monitor the data and clock inputs to the error comparator. The DATA and CLOCK indicators are located in the MONITOR section of the front panel. Each "A" indicator is illuminated when its input is a logic 1 and extinguished when its input is a logic 0.

(6) The front panel meter is controlled by the METER switch.

(a) With the METER switch in the OFF position, the meter is disconnected.

(b) In the +5 V, -6 V, +15V, and --15 V positions, the selected power supply voltages are applied to the meter through resistors on the alarm circuits card. The resistance associated with each voltage provides a meter input current of 100 μ A, which results in a one-half scale deflection when nominal voltage is present.

(c) The 45-MHz phase lock loop cards in the transmit and receive frequency synthesizers each contain circuits which provide a nominal 100 μ A output current into the meter when the loop is locked. When the loop is out of lock, the deviation from 100 AA is proportional to the difference between the programmable divider output frequency and the 400 Hz reference frequency (pare 2-5 e). These outputs are displayed on the meter when the METER switch is in the TX SYNTH and RX SYNTH positions.

(d) In the ERROR COUNT position of the METER switch, the meter displays the output of the D/A converter on the digital to analog meter card.

This indication is representative of the error comparator output. The METER switch also provides a ground output to the error comparator in this position.

(7) The error comparator receives data and clock inputs from various sections of the modem as selected by the SOURCE, METER, and TEST switches. The input clock drives a PN sequence generator identical to the one used to stimulate the test circuits. The input sequence is compared with the internally generated sequence and an output pulse is developed each time an input error occurs. The internal PN sequence generator may be synchronized to the input sequence by momentarily placing the MONITOR switch in the MANUAL position. When the MONITOR switch is in the AUTO position, the synchronization circuit is controlled by two counters. The bit counter monitors the input clock and divides the rate by 256. The error counter is preset to a count of 64 at the beginning of each bit counter cycle, and downcounts each time an error is detected. If the error counter downcounts to 0 before the bit counter resets it to 64 on the next

cycle, an output pulse is produced which resynchronizes the PN sequence generator.

(8) The digital to analog meter card produces an output current to the front panel meter based on the average input pulse rate. A clock loss detector circuit disables the input if a loss of clock should occur. An additional circuit monitors the bit and error counters to limit the number of error pulses gated to the D/A converter, and thus limits the meter drive current at high error rates.

c. Test Function. The test function provides for an internally generated pseudo-random data sequence to the ICF modem input circuits. The modem then reconstructs the input sequence. The data signals at various points in the modem are monitored as selected by front panel switch settings to deter- mine whether the proper sequence is present. A functional block diagram of the test circuits is shown in figure FO-3.

(1) The clock for the test function is taken from the test output of the line driver which provides the internally generated stable clock to the digital user (para 2-13). During normal operation, the SOURCE switch is in the OPERATE position and the PN sequence generator is disabled.

(2) When the SOURCE switch is in the LINK position, the PN sequence generator, which generates a 2047 bit sequence at the selected INPUT DATA RATE, is enabled and applied to the input circuits. The digital user inputs to the input circuits are also disabled by the SOURCE switch and the internally generated sequence is applied to the transmit bit synchronizer (para 2-3). As a result, the bipolar NRZ output is the internally generated PN sequence for link testing purposes.

(3) When the SOURCE switch is in the TEST position, the internal PN sequence generator is enabled and the sequence is applied to the transmit bit synchronizer as described above. If the TEST switch is in position 3 at this time, the PN sequence is also applied to the receive bit synchronizer through the NRZ interface card. Placing the SOURCE switch in the TEST position also accomplishes the following:

(a) The TEST switch, which controls the error comparator input in conjunction with the METER switch, is enabled.

(b) The relays on the LOS/cable receiver and decoder card and on the NRZ interface card are energized to disable the LOS/cable inputs and apply a test pattern from the drivers to the receive circuits (para 2-3).

(4) The data and clock inputs to the error comparator are selected according to the settings of the SOURCE and TEST switches which control the switching functions of the PN sequence generator card. When the SOURCE switch is in the OPER- ATE or LINK position, the standard data and clock test outputs are selected. When the SOURCE switch is in the TEST position, the error comparator inputs are selected by the TEST switch.

(a) In position 1, the PN sequence generator outputs are selected.

(b) In position 2, the transmit bit synchronizer outputs are selected.

(c) In position 3, the receive bit synchronizer outputs are selected.

(d) In position 4, the standard data and clock test outputs are selected.

(e) In position 5, the alternate data and clock outputs are selected.

(5) The PN sequence generator card provides an output pulse to the front panel synchronous with the 2047 bit pattern. A sample of the clock applied to the error comparator by the selection network is also provided to the front panel by the PN sequence generator card.

d. 11-Bit PNSequence Generator (Fig. FO-22).

(1) The PN sequence generator receives bit rate clock through gate U5 when P1-6 is high. P1-5 is connected externally to P1-45. P1-6 is low only when SOURCE switch is in OPERATE position, which disables the sequence generator. In LINK or TEST position, the generator is enabled. The sequence generator consists of two 8-bit shift registers, U7 and U8, the second and eleventh stages of which are exclusive OR'ed at UII-6, gated with the output of the zero-suppression gate network, U10, U12, and U13, and fed back to the shift register in- put. The zero-suppression circuit prevents the generator from being locked up with all zeros. If all gates receive all ZERO inputs, a ONE is clocked into the register. The resulting sequence has a period of 2047 bits. The output is clocked through flip-flop U9 to pin 11. A negative sync pulse is provided at the front panel SYNC connector by detecting state 11100000000 using NAND gate U14.

(2) The clock and data selectors, U2 and U3, respectively, are controlled by their A, B, and C in- puts from OR gates U1 and U5. Pins 27, 62, 63, and 65 are set low by positions 1, 2, 3, and 5 of the TEST switch, respectively. Clock and data signals are ap- plied to the selectors from various internal test points in the modem. The complement outputs are applied to the error comparator via P1-17 and P1-25. The clock output is also provided to the front panel clock jack. The selected outputs determined by the TEST switch position are as shown in table 2-10.

(3) P1-9 and P1-10 are connected externally to allow flip-flop U9 to be used to divide the receive bit sync clock by 2. The flip-flop output is provided to the external decoder (para 2-11 b)

Position	Pin	Data	Pin	Clock
1	P1-59	Sequence generator clock	P1-51	Sequence generator output
2	P1-23	Transmit bit synchronizer clock	PI-15	Transmit bit synchronizer output
3	PI-58	Receive bit synchronizer clock	P1-50	Receive bit synchronizer sign bit output
4	P1-24	Standard clock test output via in- verter U4 IPI-35)	PI-16	Standard data test output
5	P1-19	Alternate clock test output via in- verter U4 IPI-32)	P1-57	Alternate data test output

Table 2-10. Test Switch Selections

e. Error Comparator (fig. FO-23). The error comparator (A2A1A2A8) receives data and clock from the selector circuits on the 11-bit PN sequence generator card (A2A1A2A7).

(1) Shift registers, U1 and U2 along with exclusive OR U8 and gates U9 and U10 make up the PN sequence generator. The eleventh stage of the shift register (P1-6) is applied to P1-68 by an external connection. When the METER switch is in the ERROR COUNT Position, flip-flop U12 is preset by a ground on P1-30. Data and clock are applied to pins 32 and 25. In error count operation, U8-5 is high causing the complement data input to be inverted. The input data from U8-6 is compared with sequence generator data at exclusive OR gate U8 and the results applied to flip-flop U11-12. As long as the two data signals are identical, the output is low. If they are not the same, a high is generated which represents an error. The error signal at pin 51 is applied to the digital to analog meter card. The error pulses are also gated with clock, inverted by U7, and applied to the front panel ERROR jack for external counting.

(2) Binary counter U13 and U14 applies a reload input to downcounter U5 and U6 for every 256 clock pulses. A count equivalent to 64 counts is loaded by externally connected grounds on pin 22. The output of the 256 counter at pin 3 is also applied to the D/A meter circuit. When the error signal is high at AND gate U9-13, clock pulses are gated through to downcount U5 and U6. If there are 64 errors within 256 clock pulses, an overflow signal is generated by U6-13. This pulse at pin 23 is applied to the D/A meter card. Manual/automatic resynchronization of the sequence generator is controlled by gates U9 and U10 which are enabled by a low at either pin 50 or pin 52. Pin 50 is low when the MONITOR switch is in the AUTO position. U10-5 is therefore enabled, allowing the overflow pulse, which is externally connected to P1-24, to clear shift register U3 and U4 (P1-14 is externally connected to P1-36). The resultant low at U4-13 causes gates U9 and U 10 to load the input data into shift register U2. After 15 bits of input data have been loaded, U4-13 will go high again, since the shift register input is

connected to a logic ONE, and the error comparator will revert back to normal operation. Placing the MONITOR switch in the MANUAL position places a ground on P1-52, which clears U3 and U4. When the switch is released, 15 bits of input data are loaded as described above.

f. Digital to Analog Meter (fig. FO-24). The digital to analog meter circuit (A2AIA2A9) converts the digital error data to an analog signal which is applied to the front panel MONITOR meter. In the condition of no error, pin 45 is low and OR gate U2-6 is high. Diodes CR1 and CR2 are forward biased applying a voltage which back-biases CR3, and no current is applied to the meter from P1-9. An error causes pin 45 to go high. Diode CR2 is back-biased and CR3 and CR4 are forward-biased, causing meter current flow. Capacitor C6 filters the current flow. The resultant meter deflection is proportional to the number of errors. Full scale deflection equals 25% error rate (64 errors in 256 clock pulses).

(1) Limit flip-flop U1 prevents the meter from deflecting beyond full scale. U1 is preset by count 256 at pin 44, placing U1-9 high. When overflow condition occurs (greater than 64 errors in 256 pulses), a positive pulse at pin 7 clocks a low to U1.

The low satisfies OR gate U2. The meter current flow is cut off until the next count 256 pulse.

(2) Clock pulses at pin 12 trigger retriggerable oneshot U3 thus keeping its output high. If clock pulses are lost, the one-shot output returns to a low. The low satisfies OR gate U5, thus cutting off meter current flow.

(3) The selected data and clock at pins 46 and 10, respectively, are applied to inverters and drivers.

The outputs drive the DATA A and B and the CLOCK A and B front panel indicators. Additionally, the operating voltages listed below are applied to the meter via this card:

Voltage	Input Pin	Output Pin
+5 V ĎC	47	11
-5 V DC	48	49
+15 V DC	15	52
-15 V DC	13	16

g. Alarm Circuits (fig. FO-25). The alarm circuits (A2A1A2A10) monitor the transmit and receive sections of the modem. In the event a fault occurs in the transmit bit synchronizer or the receive bit synchronizer, an alarm signal is generated. When a fault occurs, a high logic level is applied to the inverter of the apporpriate latching circuit. The output from the latching circuit activates a monostable multivibrator which produces a square wave output to the corresponding fault indicator on the front panel. This output causes the normally off indicator to blink on and off at approximately three times per second. In addition to the blinking indication, an audible alarm sounds. When the fault has been remedied, the indicator remains on until the ALARM switch is momentarily switched to the RESET position (the RESET positition also acts as a lamp test for the indicators). The SECTION indicators illuminate when a fault occurs and remain on until reset, but they do not blink.

(1) The alarm circuits card contains six alarm detectors (only two are used). One detector, made up of inverter U3-4, latch U9-3 and 11, AND gate U10-3, OR gate U10-II, and indicator driver U5-8, is discussed. The RESET signal sets all latches to test the front panel indicators. The low at U10-12 satisfies OR gate U10, thus keeping the indicator off when the RESET is released. When the associated fault occurs, pin 31 goes

low. The low sets U9-3 low and U9-11 high. The low input from pin 31, inverted by U3, also enables AND gate U10-2. U10-1 receives a square wave signal from the flasher circuit. When the flasher input is high, U10-3 is low, flashing the indicator off. When the flasher input is low, U10-3 is high and the indicator is on. The low at U6-4 causes a low at pin 22, thus turning the RECEIVE section fault indicator on. The high at U6-6 activates alarm relay driver U1 and relay K1 energizes, causing the audible alarm to sound. If the low (fault) input should go high, the circuit will remain latched, but the low at U10-2 will disable the flasher input, keeping the indicator in the steady-on condition.

(2) The low at U7-3 also activates the flasher square wave generator, U11, U12 and associated circuitry. One-shot, U11, is initially triggered by this low. U11's Q output goes low, then returns high at the end of the one-shot operation. The return to high triggers one-shot U12. The Q output of U12, in turn, retriggers U11. This operation continues as long as the low at U11-1 or -2 remains. The square wave output from U11-8 is applied to AND gate U10-1 and the other fault circuits. The other alarm detect circuits operate the same although the circuits associated with P1-32, and P1-63 are activated by a high input.

CHAPTER 3

DIRECT SUPPORT MAINTENANCE INSTRUCTIONS

Section I. GENERAL

3-1. Scope of Direct Support Maintenance

This chapter contains detailed maintenance instructions to perform direct support maintenance on the ICF modem. Direct support maintenance includes all operator and organizational maintenance, plus troubleshooting, test, and replacement operations. A performance test is included to verify operability of the modem following repair (para 3-10). Do not go beyond the instructions given in this chapter.

3-2. DS Tools and Test Equipment

The equipment required for testing, troubleshooting, and repairing the ICF modem is listed below:

- a. Oscilloscope, Tektronix 485A.
- b. Digital Voltmeter, Fluke 8000A-01.
- c. Tool Kit, Electronic Equipment TK-105/G.
- d. Card Extenders, SM-D-759649 (2).
- e. Card Puller, Protolab #7920.
- f. Multimeter, VOM, Simpson 270.

g. Electronic Counter, HP 5245L with HP 5253 plug-in.

h. Oscilloscope Probe (X10), Tektronix 6054A (2). (Must use with TEK 485A.)

Section II. DIRECT SUPPORT TROUBLESHOOTING

3-3. General

Direct support maintenance personnel will, as required, perform the self-test procedures in this section to localize a fault. This procedures localizes a fault to several printed circuit cards or plug-in subassemblies. Direct support corrective action consists of interchanging those cards or subassemblies indicated to have possible faults with items known to be good. The items are interchanged one at a time in the order listed in each referenced corrective action table until the fault is corrected.

3-4. Troubleshooting Procedure

a. Perform the self-test procedure in accordance with paragraph 3-5. The self-test procedure defines a series of operations with corresponding requirements for resultant indications. If at any point in the self- test procedure the expected indication fails to occur, the appropriate corrective action is referenced.

b. Perform the corrective action in accordance with the portion of paragraph 3-6 that is referenced in the selftest procedure. When the corrective action appears to have corrected the fault indication, confirm operability be repeating the entire self-test procedure. If the corrective actions given in paragraph 3-6 fail to correct the faulty indication, refer to paragraph 3-7 to localize faults in the components which are not plug-in replaceable.

NOTE

Before any lengthy continuity tests are performed, the modem should be returned to its original condition and the troubleshooting procedure be repeated to be sure that malfunction indication did not result from operator error.

CAUTION

The modem covers must be in place for proper air flow to insure equipment cooling. lf any maintenance operations require removal of cover(s) for extended periods (30 minutes or more), an external fan must be set up with air flow directly into the power supply area. Failure to observe this precaution will result in equipment damage.

c. After successful conclusion of self-test procedures following a corrective action, the modem may be returned to service immediately if required. To return the modem to service, refer to TM 11-5820-804-12 for the appropriate procedures. If operational requirements permit, perform the test in paragraph 3-10 to be sure the modem is operating within specification.

3-5. Self-Test Procedure

Refer to TM 11-5820-804-12 to determine the normal operational switch settings.

CAUTION Performing self-test on a modem while the system is operating interrupts digital user communications on both the transmit and receive links. a. Check to see that modem outputs to the data patch panel are properly terminated.

switches as shown in table 3-1, set the POWER switch to ON, and allow 30 minutes for warmup.

b. If modem is nonoperating, set the front panel	b.	lf	modem	is	nonoperating,	set	the	front	panel
--	----	----	-------	----	---------------	-----	-----	-------	-------

, in modelli ie neneperaang,	bet the ment panel	
	Table 3-1. Self-Test Initial Switch	Settings
Control section	Switch	Position
FAULT	ALARM	OFF
TRANSMIT	INPUT DATA RATE	Same as operational INPUT DATA
		RATE
	ERROR CODING	NONE
	SOURCE	TEST
MONITOR	TEST	1
	METER	OFF
	MANUAL/OFF/AUTO	AUTO
RECEIVE	SYMBOL RATE	Same as operational INPUT DATA
		RATE
	ERROR CODING	NONE
	ON/OFF	ON
	STD/CLK/ICF	Same as operational setting
Behind upper front panel	DIFF ENCODE	ON
	DIFF DECODE	ON

c. If modem is in operation, initiate the test by changing the modem switch settings as required to correspond to table 3-1.

d. Connect the electronic counter to the modem front panel ERROR jack.

e. Perform the self-test in accordance with table 3-2 and the following instructions:

(1) In the sequence shown on the table, set each front panel switch indicated in the first column to the

corresponding setting (s) indicated in the second column.

(2) For each switch setting, observe the indicator (s) listed in the third column, and verify the results required by the fourth column.

f. If operational INPUT DATA RATE is not the same as operational SYMBOL RATE, set both switch groups to the operational SYMBOL RATE and repeat procedures of table 3-2.

Control section)			Normal	Corrective
switch	Setting	Indicator	Indication	action
		POWER ON	Illuminated	Table 3-4
(FAULT) ALARM	Hold in	ALL FAULT	Illuminated	Table 3-5
	RESET	indicators		
		Audible	Tone	Table 3-5
		ALARM		
(FAULT) ALARM	Release	Audible	No tone	Table 3-6
	to OFF	ALARM		
		TEMPERATURE	Extinguished	Table 3-6
(MONITOR) METER	+5	Meter	46 to 54	Table 3-7
	-5 Meter	46 to 54	Table 3-7	
	+ 15	Meter	46 to 54	Table 3-7
	15	Meter	46 to 54	Table 3-7
	XMIT	Meter	40 to 60	Table 3-8
	SYNTH			
	RCV SYNTH	Meter	40 to 60	Table 3-9
	ERROR			
	COUNT		_	
(MONITOR) TEST	1	Meter and	0	Table 3-10
		electronic		
		counter		T 1 1 0 10
		ALL MONITOR indicators	Illuminated	Table 3-10
	2	Same as above	No change	Table 3-11
	3	Same as above	No change	Table 3-12
	4	Same as above	No change	Table 3-13
	4 5	Same as above	No change	Table 3-14
(FAULT) ALARM	RESET	ALL FAULT	Extinguished	Table 3-15
((momentary)	indicators		

Table 3-2. Self-Test Procedure

g. Set the DIFF ENCODE or DIFF DECODE switch to ON, and verify that MONITOR meter indicates 0 and that DATA and CLOCK indicators are illuminated. (For corrective action, refer to table 3-16.).

h. If both ERROR CODING switches are operationally set to NONE omit procedures of table 3-3.

i. If the RECEIVE ERROR CODING switch is operationally set to EXTERNAL, set both ERROR CODING switches to that position, set SYMBOL RATE switches to operational positions, and set INPUT DATA RATE switches to one-half the operational SYMBOL RATE. Then perform the coder test in accordance with table 3-3.

j. If the TRANSMIT ERROR CODING switch is operationally set to EXTERNAL, set both ERROR CODING switches to that position, set INPUT DATA RATE switches to operational positions, and set SYMBOL RATE switches to twice the INPUT DATA RATE. Then perform (or repeat) the coder test in accordance with table 3-3.

Setting	Indicator	Normal Indication	Corrective action
5			
ERROR COUNT	Meter and electronic counter	0	Table 3-17
	ALL MONITOR indicators	Illuminated	Table 3-17
RESET (monentary)	AI,L FAULT indicators	Extinguished	Table 3-17
	5 ERROR COUNT RESET	5 ERROR Meter and COUNT electronic counter ALL MONITOR indicators RESET AI,L FAULT	SettingIndicatorIndication556ERROR COUNTMeter and electronic counter ALL MONITOR indicators0RESETAI,L FAULTExtinguished

Table 3-3. Coder/Decoder Test Procedure

3-6. Corrective Action

The follwoing corrective action procedure provides a means of isolating a failed subassembly and repairing the modem. Tables 3-4 through 3-17 contain the fault isolation procedures to be sued in the event of a self-test failure. Table 3-18 lists the alinement or adjustment procedures required after replacement of certain subassemblies.

a. Perform any additional observations or tests required by the table and use this information to select the required corrective actions.

b. Perform the corrective actions in the sequence given, and monitor the unit to determine whether the corrective action clears the fault. For example, if the corrective action column lists several potentially faulty PC cards, replace the first card listed. If the fault indication status of the modem remains unchanged, return the original card to the modem, and then replace the second card on the list. Continue in this sequence until the fault is cleared. c. When a corrective action is performed which apparently clears the faulty indication, confirm the repair by rerunning the self-test (para 3-5).

d. The replacement of several subassemblies of the ICF modem requires that alinement or adjustment be performed. The specific procedures of alinement and adjustment of these subassemblies (which are indicated by a single asterisk (*) in the corrective action columns) are referenced from table 3-18.

e. If any of the cards which contain switches are replaced to repair a fault, the switches on the replacement card must be set properly to interface with the system. The cards which contain switches are indicated in the corrective action columns by a double asterisk (**). Set the switches on the replacement cards the same as the switches on the card to be removed. Detailed information on the required switch settings is contained in TM 11-5820- 804-12.

Table 3-4. Fault Isolation Procedure, (POWER Indicator)

Symptom POWER indicator extinguished	Corrective action 1.1If the fuse indicator is illuminated, perform procedures below If extinguished. proceed to step 2 a Set POWER switch to off b. Disconnect connector A2PI from power supply c. Replace A1FO1. d. Set POWER switch to ON and verify fuse indicator is extinguished.	Fuse	Notes
	extinguisned.		

Table 3-4. Fault Isolation Procedure (POWER Indicator)-Continued

Symptom	Corrective action e. Set POWER switch to off and reconnect A2P1 to	Notes
	 power supply. f. Set POWER switch to ON and verify fuse indicator if extinguished. If the fuse indicator again illuminates, replace power supply A2PSI* and AIFO1. 	
	 If other front panel indicators are illuminated, replace in- dicator A1DS11. 	POWER indicator lamp
	3 Check ac line cord and POWER ON/off switch and repa replace if required.	ir or
	Table 3-5. Fault Isolation Procedure (ALARM RESET)	
Symptom One or more FAULT indicators extinguished	Corrective action Notes 1. If no FAULT indicators are illuminated proceed to step 2. If other indicators are illuminated, perform a and b. below. a. Replace faulty indicator bulb.	
	b. Replace A2A1A2A10. 2. Operate METER switch to +5 V position. If meter reading	Alarm circuits (SM-D-742033) Power supply
No audible alarm	is less than 46 replace A2PS1*. 3. Check ALARM switch, A1S1, and replace if required. Replace:	RESET position
	a. A2AIA2A10 b. AIDS1	Alarm circuits (SM-D-742033) Audible alarm
Symptom	Table 3-6. Fault Isolation Procedure (ALARM OFF) Corrective action	Notes
Audible alarm tone or TEMPERATURE indicator on	Replace: a. A2AIA2A10 b. A2S1	Alarm circuits (SM-D-7420331 Thermostat
	Table 3-7. Fault Isolation Procedure (Power Supply)	
Symptom Meter indication out of limits	Corrective action Replace' a. A2PS1* b. A2AIA2A9 c. A1M1	Notes Power supply (SM-C-742003) D/A meter (SM-D-7420651 Meter
	Table 3-8. Fault Isolation Procedure (XMIT SYNTH)	
Symptom Meter indication not within limits (40 to 60)	Corrective action Replace :	Notes Wait approximately 15 seconds for proper indication after each replacement.
	a. A2A1A1A6* b. A2AIA1A3*	45 MHz PLL (SM-D-742113) Reference oscillator (SM-D- 742129)
	c. A2AIAIAA	Counter encoder (SM-D- 742105)
	d. A2A1AIA2	Prog. divider (SM-D-742109)
	e. A2A1A1A5	Reference divider (SM-D- 742133)
	f. A2A1A1A8*	45 MHz amp (SM-D-742117)
	g. A1A1	INPUT DATA RATE switches

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

		0
Symptom	Table 3-9. Fault Isolation Procedure (RCV SYNTH Corrective action	7) Notes
Meter indication not within limits (40 to 60)	Replace:	Wait approximately 15 seconds for proper indication after
	a. A2A1A2A18* b. A2A1A2A21*	each replacement 45 MHz PLL (SM-D-742113) Reference oscillator (SM-D-
	c. A2A1A2A24	742129) Counter encoder (SM-D- 742105)
	d. A2A1A2A23 e. A2A1A2A20	Prog. divider ISM-D-742109) Reference divider (SM-D- 742133)
	f. A2A1A2A16* g. A1A2	45 MHz amp (SM-D-742117) SYMBOL RATE switches
	Table 3-10. Fault Isolation Procedure (TEST 1)	
Symptom Clock A or B extinguished	Corrective action Notes Replace:	
	a. A2A1AIA12*	Stable clock iSM-D-731201)
	b. A2A1A1A3*	Reference oscillator (SM-D- 742129)
	c. A2A1A1A14	Reference divider (SM-D- 742133)
	d. A2AIA1A21** e. A2A1A2A7	Line driver (SM-D-742053) PN sequence generator (SM-D- 742057)
	f. A2A1A2A9 g. CLOCK A or B indicator	742057) D/A meter (SM-D-742065)
DATA A or B extinguished	Replace:	
	a. A2A1A2A7 b. A2A1A2A9	PN sequence generator (SM-D- 742057) D/A meter {SM-D-742065)
Meter indication other than 0	c. DATA A or B indicator Replace:	
	a. A2A1A2A7	PN sequence generator ISM-D- 742057)
	b. A2A1A2A8	Error comparator (SM-D- 742061)
	c. A2A1A2A9	D/A meter (SM-D-742065)
	d. A2A1A2A4** Table 3-11. Fault Isolation Procedure (TEST 2)	Input interface (SM-D-742037)
Symptom	Corrective action	Notes
CLOCK A or B extinguished	Replace:	Notes
	a. A2A1A1A3*	Reference oscillator {SM-D- 7421291
	b. A2A1A1A5	Reference divider (SM-D- 742133)
	c. A2A1A1A10*	Mixer/output amp (SM-D- 742125)
	d. A2A1A1All e. A2A1A1A17	15 MHz amp (SM-D-742121) Transmit bit detector (SM-D- 742045)
	f. A2Y2*	VCO (SM-A-731369-1)
DATA A or B extinguished	Replace:	
	a. A2A1A2A4** b. A2A1A1A17	Input interface (SM-D-742037) Transmit bit detector (SM-D- 742045)
Meter indication other than 0	1. Replace:	,
	a. A2A1A1A15	D/A converter (SM-D-731217)
	b. A2A1A1A16 c. A2A1AIA17	Loop filter (SM-D-731221) Transmit bit detector (SM-D- 742045)
	 Replace cards listed above for CLOCK A or B extinguished symptom. 	,

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

Notes

Table 3-12. Fault Isolation Procedure (TEST 3)

Symptom	Corrective action	Notes
CLOCK A or B extinguished	Replace:	Mixer/output amp
	a. A2AIA2A15*	(SM-D-742125)
	b. A2A1A2A14	15 MHz amp (SM-D-742121)
	c. A2AIA2A20	Reference divider (SM-D-742133)
740045)	d. A2A1A2AII	Transmit bit detector (SM-D-
742045)	e. A2A1A2A21*	Reference oscillator (SM-D-742129)
	f. A2Y1*	VCO (SM-A-731369-1)
DATA A or B extinguished	Replace:	
Brint of B oxingationou	a. A2A1A2A5	Coder interface (SM-D-742049)
	b. A2A1A2A6	Coder switch (SM-D-742041)
	c. A2A1A2AII	Transmit bit detector (SM-D-
742045)		
	d. A2A1A2A2	NRZ interface (SM-D-877791)
Meter indication other than 0	1. Replace:	
•	a. A2A1A2A13	D/A converter (SM-D-731217)
	b. A2A1A2A12	Loop filter (SM-D-731221)
	c. A2A1A2A14	15 MHz amp (SM-D-742121)
	 Replace cards listed above for CLOCK A or B extinguished symptom 	
	3. Replace A2Y1*	VCO (SM-A-731369-1)
		VOO (OM A 731303 1)
	Table 3-13. Fault Isolation Procedure (TEST 4)	
Symptom	Corrective action	Notes
CLOCK A or B extinguished,	Replace:	
Data A or B extinguished,	a. A2A1A2A3	LOS/cable driver (SM-D-742081)
or meter indication other	b. A2AIA2A1	LOS/cable receiver and decoder
than 0.		(SM -D-742089)
	c. A2A1A2A4**	Input interface (SM-D-742037)
	d. A2A1A2A23**	Standard line driver (SM-D-742053)
	e. A2A1A2A6 f. A2A1A2A2	Coder switch (SM-D-742041) NRZ interface (SM-D-877791)
	I. AZATAZAZ	NRZ IIIeliace (SIN-D-077791)
	Table 3-14. Fault Isolation Procedure (TEST 5)	
Symptom	Corrective action	Notes
DATA A or B or CLOCK A or B	Replace A2A1AIA22**	Alternate line driver (SM-D-742053)
extinguished or meter indication of		
than 0.		
	Table 3-15. Fault Isolation Procedure (DIFF (Momentary RESET))	

Symptom Any FAULT indicator illuminated or	Replace A2AIA2A10	Corrective action	Notes Alarm circuits (SM-D-742033)
blinking TRANSMIT BIT SYNC illuminated or	Replace A2A1A1A17		Transmit bit detector (SM -D-742045)
blinking RECEIVE BIT SYNC illuminated or blinking	Replace A2A1A2All		Transmit bit detector (SM -D-742045)

Table 3-16. Fault Isolation Procedure (DIFF ENCODE/DECODE)

Symptom		Corrective action	No
Any improper indication	Replace A2A1A2A6		Coder switch (SM-D-742041)

Change 1 3-6

Table 3-17. Fault Isolation Procedure (Coder/Decoder Test D

Corrective action

Symptom Any improper indication (external error coding)

Replace: a. A2A1A2A5** b. A2A1A2A6 Notes

Coder interface (SM-D-742049) Coder switch (SM-D-742041)

Table 3-18. Alinement and Adjustment Following Repair Action

Subassembly A2AIA2A1 (I,OS/cable receiver and decoder A2AI1AI A3 and A2A1A2A21 (Reference oscillator) A2AIAIA6 and A2AIA2A18 (45 MHz PLL) A2AIAIA8 and A2A1A2A16 (45 MHz amplifier) A2AIAIA10 and A2A1A2A15 (Mixer/output amplifier) A2AIAIA12 (stable clock) A2PS1 (Power supply)

A2YI (Oscillator) A2Y2 (Oscillator)

Designation

A2W11 P3/A2Y2J1

A1J1 A1A2 A1IJ3 A2J4 A2J5

A2J6

A2E2 A2E5

3-7. Chassis and Card File Fault Isolation

a. General. This paragraph contains the fault isolation information for ICF Modem components that are not plug-in replaceable.

b. Card Files. If the fault is not corrected by the substitution method of troubleshooting, continuity checks between connectors must be made. Refer to

table B-1 and perform continuity tests in the suspect area.

Perform the LOS/cable receiver alinement in accordance with

Perform the frequency synthesizer alinement (para 3-8 c).

Perform the frequency synthesizer alinement (para 3-8 c).

Perform the frequency synthesizer alinement (para 3-8 c). Perform the frequency synthesizer alinement (para 3-8 c).

Perform the frequency synthesizer alinement (para 3-8 c). Perform the power supply adjustment in accordance with

Alinement adjustment requirements

Same as A2Y1.

paragraph 2-18. TM 11-5820-804-12.

paragraph 5-9. TM 11-5820-804-12.

Perform the oscillator adjustment (para 3-8 b I.

c. Chassis Wiring. Continuity tests are made between external connectors and points in the modem or between internal points within the modem. Refer to figure FO-26. Table 3-19 gives a list and description of the connectors.

Туре	Description	
External	Error test point	
External	Sync test point	
External	Clock test point	
External	Ac power to the rack	
External	Digital user interface with modem	
External	Coder decoder Interface with modem	
External	Static ground	
External	Single point ground	

Table 3-19. ICF Modem Connectors

AIPI A2PSIJI Internal Ac power AIA2POI A2AIA1J3 Internal Switch assembly to cardfile Lights and switches from motherboard to front AIP02 A2A1AIJ2 Internal panel A1PO3/A2A1A1J1 Internal Switches and test jacks from motherboard to front panel A1A1PO1/A2A1A2J1 Internal Switch assembly to cardfile A2W09-1/A2A1W1-1 Internal Ground return A2W9-2/A2E5-B Internal Ground return A2W 11P1/ A2A1J2 Oscillator cable Internal A2WV 11 P2 A2Y1J1 Internal Oscillator cable

Section III. DIRECT SUPPORT ALINEMENT AND REPAIR

Internal

3-8. Adjustment and Alinement Procedure

a. General. The procedures required to adjust the oscillators and frequency synthesizer to obtain optimum performance are contained in this paragraph. Refer to

TM 11-5820-804-12 to determine the normal operational switch settings

Oscillator cable

b. Oscillator Adjustment Procedure. An oscilloscope, card extender, and card puller are required for oscillator adjustment.

NOTE

Oscillator circuits A2Y1 and A2Y2 are contained in internal ovens. The required oven stabilization time is 30 minutes prior to adjustment.

(1) Set the ICF modem front panel controls as shown in table 3-20.

(2) Set the POWER switch to the off position and disconnect both oscillators from the mounting

Table 3-20. Initial Control Settings for Oscillator Adjustments

Control ALARM TRANSMIT SOURCE TRANSMIT ERROR CODING INPUT DATA RATE DIFF ENCODE DIFF DECODE SYMBOL RATE RECEIVE ERROR CODING

(4) Set the POWER switch to ON position. Connect oscilloscope to observe the signal on pin 21 of the extended card and adjust the oscillator to produce a waveform centered at 0 volt.

(5) Set POWER switch to off, remove card extender, and replace extended card.

c. Frequency Synthesizer Alinement. A frequency counter, an oscilloscope, two card ex- tenders, and a card puller are required to aline the frequency synthesizer.

NOTE

The following procedures are used to aline either the transmit or the receive frequency synthesizer. The receive frequency synthesizer reference designators are shown in parenthesis. If any adjustment fails to result in the specified indication, and retaining brackets to provide access to the appropriate adjustment (access opening is located on the oscillator surface oppostie the connector).

(3) If A2Y2 is to be adjusted, remove card A2A1A1A11, insert the card extender in the card slot, and insert A2A1A1A11 into the card extender. If A2Y1 is to be adjusted, place A2A1A2A14 on the extender card.

Position OFF TEST NONE Same as operational SYMBOL RATE switch settings ON ON Same as operational SYMBOL RATE switch settings NONE

> the probable cause is failure of the card being adjusted. If the measurement is taken from a card other than that which is adjusted, the next most probable cause is failure of the card from which the measurement is taken.

(1) Set front panel SOURCE switch to TEST and, with power removed, place reference oscillator card A2A1A1A3 (A2A1A2A21) on a card extender. Also place 45 MHz amplifier card A2A1A1A8 (A2A1A2A16) on an extender card. Apply power and connect frequency counter to monitor output pin 21 on reference oscillator. As required, adjust 15 MHz TCXO Y1 on reference oscillator (fig. 3-1) for a frequency counter indication of 15 MHz +2 Hz.





Figure 3-1. Reference oscillator adjustment location.

(2) Set front panel INPUT DATA RATE (SYMBOL RATE) thumbwheel switches to 9.9999 MB/S. Connect oscilloscope to monitor amplitude at pin 22 of 45 MHz amplifier card. Continue to monitor amplitude at pin 22 and set INPUT DATA RATE ISYMBOL RATE) thumbwheel switches to 56.0000 MB/S.

(3) Amplitude at pin 22 should be 2,0 : 0,1 volts p.p. As required, adjust R24 (fig. 3-2) to obtain best indication (as close to 2.0 volts p-p as possible) at both rates (9,9999MB/S and 5.0000 MB/S)




EL 5820-804-34-TM-51

Figure 3-2. 45 MHz amplifier adjustment location.

(4) Set front panel thumbwheel switches to 9.9999 MB/S. Connect oscilloscope to monitor signal amplitude at pin 1 of circuit U1 (fig. 3-1) on the reference oscillator card. Continue to monitor amplitude at U1-1 and set thumbwheel switches to 5.0000 MB/S.

(5) Amplitude at UI-1 should be 0.5 -0.005 volt p-p at both rates of (4) above. If amplitude is not as specified, remove power and remove 45 MHz amplifier from the


extender. Return 45 MHz amplifier to its proper position in the file and place mixer/output amplifier A2A1A1A10 (A2AIA2A15) on the extender. Apply power and, as required, adjust R33 (fig. 3-3) on the mixer/output amplifier to obtain best indication (as close to 0.5 volt p-p as possible) at both rates (9.9999 MB/S and 5.0000 MB/S).




EL5820-804-34-TM-52

Figure 3-3. Mixer output amplifier adjustment location

(6) Remove power and remove card extender (s). Return circuit card is) to their proper positions in the file. Place 45 MHz phase lock loop card A2A1A1A6 (A2A1A2A18) on an extender. If alining the transmit synthesizer, place stable clock card A2AIA1A12 on an extender. Apply power. (7) Set thumbwheel switches to 7.5000 MB/S. Connect oscilloscope to pin 4 of oscillator U1 (fig. 3- 4) on the 45 MHz phase lock loop card. As required, adjust oscillator Y1 so that with the loop locked the oscilloscope indication is 0 + 0.1 volt.



EL 5820-804-34-TM-53



(8) On front panel MONITOR section, set METER switch to XMT SYNTH (RCV SYNTH). On 45 MHz phase lock loop card, adjust R12 to ,obtain a front panel meter indication of 50 +2.

(9) If alining the transmit synthesizer, connect oscilloscope to monitor amplitude at pin 9 of U2 (fig. 3-5)

on stable clock card A2A1A1A12. As required, adjust R37 on this card to obtain an oscilloscope indication of 0.5 -0.05 volt p-p. If adjustment is necessary, repeat (7) and (8) above after completing this adjustment.




Figure 3-5. Stable clock adjustment location.

(10) Remove power and remove card extenders. Return 45 MHz phase lock loop card (and stable clock card if previously extended) to proper position in card file. Place 16 MHz amplifier A2A1A1A11 (A2A1A2A14) on an extender. Apply power.

(11) Connect oscilloscope to monitor amplitude at pin 21 of the 15 MHz amplifier and adjust A2Y2 (A2Y1) as required to obtain an oscilloscope indication of 0 : K0.06 volt.

(12) Remove card extender and return 15 MHz amplifier to its proper position in the card file.

(13) If completing alinement of the transmit synthesizer, connect frequency counter to monitor output of front panel CLOCK connector. Set TEST switch to position 1 and exercise INPUT DATA RATE switches through each position and verify counter indicates selected frequency ± 1 least significant digit.

(14) If completing alinement of the receive synthesizer, connect frequency counter to monitor output of front panel CLOCK connector. Set TEST switch to position 3 and exercise SYMBOL RATE switches through each position and verify counter indicates selected frequency <u>+</u>1 least significant digit.

3-9. Removal and Replacement Procedures

a. General. Removal and replacement of most subassemblies is obvious by inspection. However, the power supply has much attaching hardware and the following procedures will aid in its removal and replacement.

b. Power Supply.

(1) With modem top cover removed, disconnect the ac power cable PS1J1 and the dc connector to the top file. Remove four Phillip's-head screws (A, fig. 3-6). With modem bottom cover removed, remove two lower Phillip's-head screws from each side near bottom of the omdem (B, fig. 3-6). Extract power supply with attached mounting brackets from bottom of modem.




Figure 3-6. Power supply removal and replacement.

(2) If replacing the supply, remove the power supply mounting brackets and install brackets on replacement supply (replacement supplies are not provided with mounting brackets.

(3) To reinstall the supply. reverse the procedures of (1) above. Leave screws untightened and ensure that the mounting brackets are flush with

the bottom sides of the modem; then tighten screws.

3-10. Performance Testing

Performance verification of the ICF modem is accomplished through restoring the ICF modem to its operational configuration and performance of link test. Refer to TM 11-5820-804-12.

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 CHAPTER 4

GENERAL SUPPORT MAINTENANCE INSTRUCTIONS (OR SELECTED REPAIR ACTIVITY (SRA))

4-1 . Scope of General Support Maintenance and Selected Repair Activity (SRA) Maintenance

General support maintenance and selected repair activity (SRA) consists of testing, adjusting, and repairing all repairable assemblies of the ICF modem. Procedures for ICF modem, subassembly (card) tests, adjustment, and repair are provided in DMWR 11-5820-804.

4-2. Tools and Test Equipment

GS and SRA tools and test equipment are listed below.

- a AC Voltmeter, HP 400F.
- b Attenuator Fixture SM-D-877511 (2 required).
- c Automatic Test System, GR-1792.
- d Autotransformer, Variac W50M.
- e Digital Voltmeter, Fluke 8000A-01.
- f Electronic Counter, HP 5245L with HP 5253 (2 required).
- g Error Rate Counter TS-3641/G (Harris 7002).
- h Function Generator, Wavetek 142.
- i Multimeter, Simpson 270.
- j Oscilloscope, Tektronix 485A.
- k Oscilloscope Probe, X10; Tektronix P6054A (2 required).
- 1 Power Meter, Millivac MV 828B.
- m Power Supply Test Set, ICF modem, SM- C-742003.
- n Precision Power Supply, Power Design 4010.
- o Pulse Generator, Datapulse 11OB (2 required).
- p Resistor Decade Box, General Radio GR 1434M.
- q Signal Generator, HP 606B.
- r Signal Generator, HP 608F.

- s Spectrum Analyzer, HP 141T with Plug-Ins HP 8552B and HP 8553B.
- t Sweep Generator, HP 8601A.
- u Synchronizer, HP 8708A.
- v Termination: 50-ohm feed-thru, Tektronix 011-
- 0049-01 (2 required).
 - w Termination: 50-ohm, Amphenol 35725-51 (2 required).
 - x Test Set, ACDC Co. Model 66-991-000.
 - y Card Extender SM-D-759649 (2 required).
- z Card Test Fixtures (Harris T-14301 thru T-14306):
 - (1) SM-D-868407.
 - (2) SM-D-868408.
 - (3) SM-D-868410.
 - (4) SM-D-868412.
 - (5) SM-D-868414.
 - (6) SM-D-868416.
- aa Card Puller, Protolab 7920.
- ab Digital Card Test Adapter, SM-D-868405 (Harris T14146).
- ac Interface Test Unit, SM-D-877812 (Harris T-14397).
- ad Pin Crimp Tool and Turret, MS22520-1-01 and MS22520-1-02.
- ae Pin extraction tools:
- af MS24256R16.
 - (1) MS24256R20.
 - (2) Teradyne 600-0027-000.
 - (3) Burndy RX 20-25.
- ag Pin insertion tools:
 - (1) MS24256A16.
 - (2) MS24256A20.
- ah Power Supply Fixture SM-D-868418.
- ai Tool Kit, Electronic Equipment TK-105/G.
- aj Power Supply/Oscillator Test Fixture,
- SM-D-882197.
- ak Resistors, 2 watts: 36, 50, and 75 ohms.

Change 1. 4-1

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 CHAPTER 5 ICF MODEM POWER SUPPLY DESCRIPTION AND MAINTENANCE INSTRUCTIONS

Section I. GENERAL DESCRIPTION

5-1. Scope

This chapter contains descriptive information and maintenance procedures for power supply PS1, which provides all the dc power requirements for the ICF modem. This section describes the physical and electrical characteristics and identifies the constituent subassemblies of the power supply. Section II gives a detailed explanation of circuit operation. Direct support troubleshooting and maintenance instructions are provided in section III.

5-2. Physical Characteristics

The power supply (fig. 5-1) is physically comprised of a metal chassis that contains most of the electronics, and three heat-sink assemblies that are attached

to one side of the metal chassis. The dimensions of the metal chassis are 8 x 15 x 2.5 inches, and the complete assembly, including the heat sinks, weighs 16 pounds. Input power to the supply is furnished through an external cable that connects to chassis-mounted jack J1 (fig. 5-2). Outputs from the power supply are routed through a single cable, approximately 20 inches long, and terminated in plug P1. The output plug connects to jack A2A1J1 located on the side of the ICF modem card file. External test points are provided on the power supply for monitoring the dc outputs, and access ports are available to allow screwdriver adjustment of individual out-put voltages. The 10 major subassemblies (fig. 5-1 and 5-2) of the power supply are listed below with their associated reference designators. Figure 5-1. Power supply PS1, external view.




Figure 5-1. Power supply PS1, external view.

Change 1 5-1




Figure 5-2. Power supply, top view with top cover open.

- a. Transformer assembly, Al.
- b. Printed circuit board, A2 (voltage regulator).
- c. Circuit card assembly, A3 (starter circuit).
- d. Component board assembly number 1, A4.
- e. Component board assembly number 2, A5.
- f. Heat sink assembly number 1, A6.
- g. Heat sink assembly number 2, A7.
- h. Heat sink assembly number 3, A8.
- i. Terminal board assembly, A9 (filter capacitors).
- j. SCR assembly, A10 (SCR overvoltage crow-bars).

5-3. Electrical Characteristics

The power supply converts input line power to the regulated dc operating levels required by the ICF modem. The dc output levels are + 5, -5, + 15, and -15 volts dc. The power supply is forced-air cooled and features overload and short-circuit protection circuitry. Refer to table 5-1 for a tabulation of performance characteristics.

Parameter	Characteristic	
Ac input	120 volts ae +10%	, 45 to 420
Hz, single phase.		
De outputs	+15 volts de at 7 a	mps.
-15 volts de at 5 amps.		
+5 volts de at 21 amps.		
-5 volts de at 5 amps.		
Output regulation:		
Line and load Less than <u>+</u> 0.1% for line input		
variation from 108 to 132		
volts ac and loads of 10% to		
90%.		
Ripple and noise 10 mV rms.; 1.0 volt		
peak-to-peak.		
Overvoltage	•	
	5 volts de outputs	
+15 and -15 volts de outputs 17 to 18 volts de.		
Current limit	-	0.4 to 00 or an a
+5 volts of	•	24 to 26 amps.
-5 volts d		5.8 to 6.3 amps.
	de output	8.0 to 8.8 amps.
-15 VOIts	de output	5.8 to 6.3 amps

5-4. General

This section describes the operation of power sup-ply circuits. A functional block diagram description is followed by a detailed discussion of each functional circuit in the power supply.

5-5. Block Diagram Description

a. The power supply functionally consists of an input transient suppressor, a bridge rectifier and capacitor filter, two dc-to-dc converters, and four output voltage regulators (fig. 5-3). The ac input to the power supply is routed through a transient suppressor, which absorbs short-duration transients on the input line. The output of the transient suppressor is then rectified and filtered to produce a voltage level containing ripple at twice the frequency of the input source. This voltage level is fed to two dc-to-dc converters where it is chopped to produce a square wave that is subsequently rectified and filtered to generate true dc levels. Each dcto-dc converter drives two series regulators that provide the plus and minus dc outputs required by the modem. The voltage regulators maintain constant output levels regardless of fluctuations in source voltage, output loading, and temperature.

b. Included in the power supply is a starter circuit that has no affect on power supply operation. This starter circuit is used in the initial checkout of the power supply by the manufacturer, and is by-passed by the addition of a jumper prior to final test and shipment. perform full wave rectification of the ac input without using an input isolation transformer, and the dc output from the capacitor filter does not have one side tied to chassis ground. Therefore, large potentials do exist between the floating ground and chassis ground.

5-6. Circuit Description

a. Transient Suppressor. The transient FO-28), which includes two filters, suppresser (fig. absorbs short duration transients that might otherwise damage circuits in the power supply. Back-to-back Zener diodes (CR1) absorb the energy of high-amplitude low-frequency transients, so that they are not passed on to power supply input circuits. The filters, consisting collectively of L1, L2, C1, C2, C3, and C4, serve primarily to prevent high frequency switching transients, generated within the power supply, from being reflected back into the in-put line and into other equipment. The filters also prevent electromagnetic energy on the input line from being fed into the load circuits through the power supply.

b. Bridge Rectifier and Capacitor Filter. Diodes CR2, CR3, CR4, and CR5 form a full-wave bridge rectifier for the ac input (fig. FO-28). Capacitors C5, C6, and C7 provide filtering to remove or smooth out the remaining ac component in the output of the bridge rectifier. The filtered output is applied directly to the dc-to-dc converters through a jumper that bypasses the starter circuit (oscillator), which is used only for factory testing of the power supply.

WARNING

The bridge rectifier and capacitor filter




Figure 5-3. Dc power supply block diagram.

Change 1 5-3

c. Dc-to-Dc Converter

(1) General. The dc-to-dc converters (fig. 54) transform the dc voltage derived from the input line power to specific dc levels required by the individual voltage regulators. The two-dc-to-dc converters accept the output of the bridge rectifier and capacitor filter circuit, generate a square wave signal, and then rectify and filter this signal to produce a dc level that is fed to the output voltage regulator circuits. One dc-to-dc converter is associated with the 5 and + 5 volts dc power supply outputs, and the other is associated with the 15 and + 15 volts dc outputs. The operation of both dc-to-dc converters is identical; therefore, only one is described.

(2) *Inverter components.* A dc-to-dc converter functionally consists of an inverter, two full-wave rectifiers, and an output filter. The inverter is a push-pull switching inverter that provides two square wave outputs and is comprised of two power transistors (Q4 and Q5) and two transformers (T1A and TIB) containing a core material that has a rectangular hysteresis loop characteristic. Transistors Q4 and Q5 function as multivibrator type switches and are controlled by feedback current coupled to their bases from the composite action of the two saturating transformers.

(3) Inverter switching. Switching action starts in the inverter because of a small inherent imbalance in the circuit that causes one of the transistors, for example Q4, to start conducting before the other. The resulting voltage induced in the secondary winding (29 and 30) of transformer T1A is applied to the primary of base-drive transformer T1B that is in series with feedback resistor R164. The secondary windings of TIB are connected so that transistor Q5 is reverse-biased and held at cutoff, while Q4 is driven to saturation. As transformer T1B saturates, the rapidly increasing primary current causes a greater voltage drop across feedback resistor R164. This increased voltage drop across R164 reduces the voltage applied to the primary of T1B, thus reducing the base drive input in Q4, which in turn decreases the collector current as Q4 eventually reaches cutoff. The curtailing of the collector current of Q4 causes the field of TIA to collapse, thereby reversing the polarity across the windings of transformers T1A and T1B. Transistor Q4 is then held at cutoff, while Q5 is rapidly driven to saturation. The transistors operate in this condition until transformer TIB saturates, and the circuit then returns to the initial state and the cycle is repeated.

(4) *Start resistor*. Resistor R8 assures a positive start for both transistors in the inverter when input power is applied. Then the circuit imbalance and regenerative action previously described causes the inverter to begin the switching action.

(5) Square wave conversion. The square wave

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R

output of the inverter is rectified and filtered. The fullwave rectifier associated with the + 15 volts dc output consists of CR17 and CR18, and the one associated with the 15 volts dc output consists of CR19 and CR20. RC snubbers, such as C13 and C17, are connected in parallel with each diode to dampen the transients that occur when a rectifier goes from the recovery to the blocking state upon each transition of the inverter square wave. Output filtering is provided by L8 and C22, and L7 and C21.

d. Output Voltage Regulator.

(1) General. The voltage regulator (fig. FO29), provided for each of the four output voltages, also includes both short circuit and overvoltage protection circuitry. Figure 55 is a simplified block diagram of the functional circuit groups in the voltage regulator. All four voltage regulators incorporate the same functions and operate similarly, therefore the following circuit description applies to each.

(2) Regulator circuits.

(a) The voltage regulator for the + 15 volt de output is used as an example in this circuit description. This series type regulator is comprised of a monolithic circuit element (IC2); transistors Q20, Q21, Q10, Q13; and interconnecting discrete components (fig. 56). The integrated circuit element IC2 is a multifunction component that has equivalent circuitry as shown in figure 56, which is a simplified schematic representation of the regulator circuit. Circuit element IC2 includes a built-in reference voltage source, error amplifier, and series pass transistor. This device also provides for output current limiting by driving an internal currentlimiting transistor from an external currentsensing resistor. Resistors R55, R56, R64 and R84 contribute to setting the allowed upper current level that flows through current-sensing resistor R88. Resistor R88, in conjunction with R89, also splits the load current through transistors Q20 and Q21. Whenever the upper current level is exceeded, causing the currentlimiting transistor within IC2 to conduct, the output voltage from the regulator is reduced. If the voltage reduction to compensate for the over-current load is large enough, the short circuit (under-voltage) detector ((4) below) will shutdown the voltage regulator through Q13 to prevent excessive power buildup in the series pass control element. The currentlimiting feature of IC2 protects the output regulator from overload conditions within the range of a short circuit up to an over-current load which turns on the under-voltage detector.

(b) A temperature-compensated reference voltage is fed through R71 as one input to the error amplifier in IC2. The other input to the error amplifier is taken from the sampling resistor network consisting of R70, RI3, and R12, which collectively

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272




Figure 5 -4. Example of dc-to-dc converter.

Change 1 5-5




Figure 5-5. Regulator and output circuit block diagram.

sample a portion of the regulators output voltage. The error amplifier produces a signal that is proportional to the difference between the two inputs. The error amplifier output drives transistor Q10, which inverts the signal so that it is properly phased for negative feedback and amplifies it to drive the series pass control element (Q20 and Q21). The control element interprets the signal and compensates accordingly to maintain the output voltage at a near constant level for temperature, input line, and load current variations.

(c) The sampling resistor network of R70, R13, and R12 determine the closed-loop regulator gain. The output voltage can be varied by adjusting potentiometer R12. The RC network of R71 and C15 controls the rate of rise of the reference voltage generated within IC2, when power is first applied to the output regulator. This in turn controls the rate of rise of the regulator output voltage, and prevents the overvoltage detector circuit ((3) below) from detecting a false overvoltage condition at power turn-on.

(d) If the power supply output is shorted to ground, transistor Q13 is turned on by a signal from the undervoltage detector. When Q13 is turned on, the series pass control element (Q20 and Q21) is turned off, removing the load from the output regulator to prevent internal damage.

(e) Capacitor C14 presents a very low output impedance for sudden changes in load current, thus preventing large changes in output voltage when abrupt load changes occur. Capacitor C14, in conjunction with components R63, C11, R61 and C10, reduces the tendency of the regulator loop to oscillate during heavy loads. Resistor R63 also aids in limiting the current through Q13 and the base-to-collector junction of the current-limiting transistor in IC2, when Q13 is turned on and C14 discharges through them. Diode CR5 prevents C14 from charging in the reverse direction. (3) Overvoltage protector.

(a) To prevent the modem circuits from being exposed to an overvoltage condition if a power supply output regulator fails, an overvoltage protection circuit is used. The overvoltage protection circuit for the + 15 volt dc power supply is shown in figure 5-7, and is typical of the same circuits used in the other three output regulators.

(b) Transistors Q1, Q2 and Q3 form a voltage comparator. The trip-level voltage of the comparator is determined by resistors R5, R6, R2, and R3. The voltage applied to the base of Q3 is less than that applied to CR2 during normal operation, therefore Q1 is cutoff, Q2 conducts, and SCR CR51 does not conduct. When the voltage output from the regulator exceeds the preset overvoltage limit, the voltage at the base of Q3 becomes more positive than the reference voltage of diode CR2, thus transistor Q2 is cutoff and Q3 and Q1 conduct. The conduction of transistor Q1 drives the SCR (CR51) into conduction, which reduces the output voltage.

(4) Under-voltage detector. The simplified circuit shown in figure 5-8 is the under-voltage detector used for the + 15 volt voltage regulator, and is typical of the under-voltage detectors employed in the other dc-voltage This circuit serves to protect the output sources. regulator from damage if a short circuit develops across the external load. Capacitors C8 and C9 prevent the turn-off of the voltage regulator (through Q13) during initial power turn-on. After power turn-on, CR4 conducts and turns on transistor Q4. With Q4 conducting, Q12 is held cutoff. When either a short circuit develops across the load, or the current-limiting action of the voltage causes the regulator output voltage to fall below the voltage value of CR4, transistor Q4 cuts off causing Q12 to conduct. When Q12 conducts, a signal is applied to turn on transistor Q13 in the voltage regulator, which effectively shuts down the regulator to prevent damage.




Figure 5-6. + 15 volt voltage regulator.

Section III. DIRECT SUPPORT MAINTENANCE INSTRUCTIONS

5-7. General This section contains detailed maintenance instructions for performing direct support level maintenance on the power supply. This maintenance category includes testing, troubleshooting, replacement operations. Direct and support maintenance on the power supply is initiated through the failure of organizational maintenance to obtain the required outputs by adjustment, or because of other system

problems, such as blown fuses, which indicate faulty power supply operation. A power supply suspected of faulty operation should first be bench checked in accordance with the performance test procedure of paragraph 59. Adjustments performed by direct support maintenance are limited to those external adjustments controlling the dc output levels. Internal adjustments, such as setting the overvoltage trip points and overcurrent limits, are not to be attempted at this maintenance category.

Change 1 5-7




Figure 5-7. Overvoltage protector, simplified schematic diagram.

]




Figure 5-8. Example of undervoltage detector circuit..

Change 1 5-8

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

5-8. Tools and Test Equipment

The equipment required for testing, troubleshooting, and repairing the power supply is listed below.

- a. Oscilloscope, Tektronix 485A.
- b. Multimeter, Simpson 270
- c. Digital Voltmeter, Fluke 8000A-01.
- d. Autotransformer, Variac W50M.
- e. Power Supply/Oscillator Test Fixture,

SM -D-882197.

5-9. Performance Testing

a. Pretest Information. The performance test procedure should be used in conjunction with the troubleshooting instructions to initially localize a fault. Also, each power supply shall be performance tested following any repair activity, to verify correct operation. Prior to testing a power supply, conduct a visual inspection for obvious defects and make repairs as required. First inspect the exterior of the assembly, and then remove the top cover (para 5-11 b) and inspect each subassembly. Look for blistered (overheated) components such as resistors and transistors, loose terminal connections, broken wires, and leakage of electrolyte from capacitors. Also ensure that heat sink fins are free of dust and dirt.

b. Performance Test Procedure.

WARNING

Primary and secondary voltage commons in this power supply are isolated from the chassis. Therefore, large potentials do exist between floating ground and chassis ground.

CAUTION

Whenever power is applied to a power supply, sufficient airflow must be provided to ensure adequate cooling. An external fan must be setup with airflow directed onto the power supply. Failure to observe this precaution will result in equipment damage.

(1) Verify that the AC POWER switch on the test fixture is in the off (down) position.

(2) Plug the test fixture line power cord into a 115 V ac source. Verify that the test fixture internal fan is operating.

(3) Connect equipment as shown in figure 5-9. Set the multimeter to the 50 V DC scale.

(4) Position an external fan so that the airflow passes directly over the power supply.




Figure 5-9. Initial test setup-power supply assembly test.

Output loading and adjustment test

(5) Set the test fixture AC POWER switch to the ON position, and set LOAD SELECT switch to position 14. Set the multimeter to the 10 V DC scale.

(6) Adjust the +5 V control on the power sup

ply for the lowest possible voltage, as indicated on the multimeter. Verify that the voltage is <4.9 volts dc.

(7) Adjust the +5 V control on the power supply for the highest possible voltage, as indicated on the multimeter. Verify that the voltage is >5.3 volts dc.

(8) Adjust the power supply +5 V control to obtain a reading of +5.1 + 0.2 volts dc on the multimeter.

(9) Set test fixture LOAD SELECT switch to position15. Verify that the multimeter indicates 5.1 +0.2 volts dc.

(10) Set test fixture LOAD SELECT switch to position 16. Verify that the multimeter indicates 5.1 +0.2 volts dc.

(11) Set test fixture LOAD SELECT switch to position 17, and verify a voltage reading of 5.1 +0.2 volts de.

(12) Set test fixture LOAD SELECT switch to position 10. The voltage to be measured is -5 volts dc, however, the polarity is reversed in the test fixture and therefore a positive voltage is indicated on the multimeter. Adjust the power supply -5 V control for +5.1 + 0.2 volts dc as indicated on the multimeter.

(13) Adjust the power supply 5 V control for a minimum reading on the multimeter. Verify that the voltage is <4.9 volts dc.

(14) Adjust the power supply 5 V control for a maximum reading on the multimeter. Verify that the reading is >5.3 volts dc.

(15) Adjust the 5 V control of the power supply for a multimeter indication of 5.1 + 0.2 volts dc.

(16) Set the multimeter to the 50 V DC scale, and set test fixture LOAD SELECT switch to position 6.

(17) Adjust the +15 V control on the power supply to obtain the lowest possible reading on the multimeter. Verify a minimum reading of +15.0 volts dc or less.

(18) Adjust the power supply +15 V control to obtain the maximum reading on the multimeter.

Verify a reading of +15.6 volts dc or more.

(19)Adjust the power supply +15 V control for a multimeter indication of +15.3 +0.1 volts dc.

(20) Set test fixture LOAD SELECT switch to position 7, and verify a reading of +15.3 + 0.2 volts dc on the multimeter.

(21) Set test fixture LOAD SELECT switch to position 8, and verify a voltage indication on the multimeter of +15.3 + 0.2 volts dc.

(22) Set test fixture LOAD SELECT switch to position 18, and verify a reading of +15.3 +0.2 volts dc on the multimeter.

(23) Set test fixture LOAD SELECT switch to position19. Observe multimeter for a reading of 5.1 +0.2 volts dc.

(24) Set the multimeter to the 50 V DC scale, and set test fixture LOAD SELECT switch to position 20. The voltage being measured is 15 volts dc, however, the polarity is reversed in the test fixture so therefore the multimeter will indicate a positive voltage.

(25) Adjust the 15 V control of the power supply to obtain the lowest possible voltage indication. Verify that the lowest multimeter reading is <15.0 volts dc.

(26) Adjust the 15 V control of the power supply for the highest possible reading on the multimeter. Verify a reading >15.6 volts dc.

(27) Adjust the power supply 15 V control for a reading of 15.3 + 0.2 volts dc.

(28) Refer to table 52, and set the test fixture LOAD SELECT switch to the specified positions and observe the multimeter for the associated voltage indications as a final check.

(29) Set the test fixture AC POWER switch to the off (down) position, and disconnect the test equipment.

Output ripple test

(30) Connect equipment as shown in figure 510.

(31) Adjust variac for 120 volts ac and set test fixture AC POWER switch to ON.

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/T(

Table 5-2.Load Switching and Voltage Measurements

LOAD SELECT switch	
position	Voltage indication
10	15.3 +0.2 volts de
13	15.3 +-0.2 volts de
14	5.1 _+0.2 volts de
15	5.1 +0.2 volts de
16	5.1 +0.2 volts de
17	5.1 +0.2 volts de
18	15.3 +0.2 volts de
19	5.1 _+0.2 volts de
20	15.3 +0.2 volts de




Figure 5-10. Test setup-output ripple regulation, and overvoltage trip point test.

(32) Refer to figure 511 for a typical example of an output waveform showing the ripple characteristics. Set the test fixture LOAD SELECT switch to each of the four positions listed in table 53 and use the oscilloscope to verify that any spikes on the selected output due to dc-to-dc converter switching are less than 1.0 volts peak-to-peak. Also, verify that any low level ripple due to input line frequency is less than 30 mV peak-to-peak on each selected output.

Table 5-3. Load Switching for Output Ripple Measurements

LOAD SELECT switch position	Dc output voltage	
1	+5.1 +0.2 volts	
4	+15.3 +0.2 volts	
9	-5.1 +0.2 volts	
11	-15.3 +0.2 volts	




Figure 5-11. Typical dc output showing ripple characteristics.

Overvoltage trip point test

(33) Set LOAD SELECT switch on test fixture to position 1. While observing the output voltage on the digital voltmeter, slowly increase the + 5 V adjustment on the power supply until the output voltage begins to oscillate. Verify that the output was between 6.0 and 7.0 volts (overvoltage trip point) when the oscillation occurred. Readjust the + 5 V control for 5.1 +0.2 volts as read on the digital voltmeter.

(34) Repeat the procedure in (33) above for test fixture LOAD SELECT switch positions 4, 9, and 11, using the power supply +15 V, 5 V and 15 V adjustments, respectively. Verify that the trip point is between 17 and 18 volts for the +15 volt outputs (LOAD SELECT positions 4 and 11), and between 6.0 to 7.0 volts for the 5 volt output (LOAD SELECT position 9). After verifying the trip point for each output, readjust the appropriate voltage control on the power supply for the normal operating voltage, as listed below:

LOAD SELECT switch	Normal output voltage
position	
4	+15.3 <u>+</u> 0.2 volts
9	-5.1 +0.2 volts
11	-15.3±0.2volts
Re	gulation test

(35) Adjust the variac for 108 volts rms output.

(36) With the digital voltmeter, measure and record the power supply outputs at the +15 V, 15 V, +5 V, and 5 V test points on the power supply.

(37) Disconnect P1 from the test fixture.

(38) Adjust the variac for 132 volts rms output.

(39) With the digital voltmeter, measure and record the power supply outputs at the +15 V, 15 V, +5 V, and 15 V test points on the power supply

(40) Verify that the respective +5 volt and 5 volt measurements taken in (39) above are within +5 mV of the corresponding measurements taken in (36) above. Verify that the respective +15 volt and 15 volt measurements taken in (39) above are within +15 mV of the corresponding measurements taken in (36) above.

(41) Set test fixture AC POWER switch to the off (down) position, remove input to the variac, and disconnect all test equipment.

5-10. Troubleshooting

a. General Trouble Analysis. A faulty power supply shall first be bench checked in accordance with the performance test procedure in paragraph 59. Any out-of-tolerance parameters and abnormal operating conditions displayed during the performance test shall be noted. The fault isolation procedures in this paragraph are presented in tabular format and the individual table titles correspond to the most commonly encountered trouble symptoms observed during performance testing. Refer to figures FO28 and FO29 for schematic diagrams of the power supply. For parts location information and authorized repair parts lists, refer to TM 11582080434P. Appendix B, table B2 contains a wire list of internal power supply connections.

b. Troubleshooting Procedures.

(1) Detailed troubleshooting instructions are given in tables 54 through 517. These tables consist of step-by-step instructions for isolating faults to a subassembly or a component that is replaceable at the direct support. When a trouble symptom is identified, refer to the troubleshooting table title that most closely corresponds to the symptom. In addition to the general and detailed troubleshooting tables, listings of typical point-to-point resistance and voltage measurements (tables 518 and 519) are provided as fault isolation aids. The troubleshooting tables are listed below.

(a) Table 54. Loss of +5 Volt Output, Troubleshooting Procedure.

(b) Table 55. Loss of 5 Volt Output, Troubleshooting Procedure.

(c) Table 56. Loss of +15 Volt Output, Troubleshooting Procedure.

(d) Table 57. Loss of 15 Volt Output, Troubleshooting Procedure.

(e) Table 58. Loss of + 5 and 5 Volt Complementary Outputs, Troubleshooting Procedure.

(f) Table 59. Loss of +15 and 15 Volt Complementary Outputs, Troubleshooting Procedure.

(g) Table 510. Loss of All Power Supply Outputs, Troubleshooting Procedure.

(h) Table 511. High Output Voltage, Troubleshooting Procedure.

(i) Table 512. All Output Voltages Low, Troubleshooting Procedure.

(i) Table 513. Low +15 and 15 Volt Complementary Outputs, Troubleshooting Procedure.

(k) Table 514. Low +5 and 5 Volt Complementary Outputs, Troubleshooting Procedure.

(1) Table 515. Low Output Voltage, Troubleshooting Procedure.

(m) Table 516. Output Voltage Oscillation, Troubleshooting Procedure.

(n) Table 517. Excessive Line Frequency Ripple On Outputs, Troubleshooting Procedure.

WARNING

High voltages are present within the power supply. Be extremely careful to avoid contact with high voltages when making internal measurements or adjustments with the top cover removed. Remove all power before performing any resistance or continuity checks, or any removal or replacement operations.

WARNING

Input filter capacitors PS1C5, C6, C7 of the power supply do not have one side () tied to chassis ground. Therefore large potentials do exist between this floating ground and chassis ground.

WARNING

Before disconnecting the electrical leads to input filter capacitors PS1C5, C6, or C7, allow at least 1 minute after removing power from the power supply for the capacitor voltage charge to bleed off.

Step	Symptom	Procedure	Probable cause/corrective action
1	Loss of +5 volt output	Measure voltage between J2-13 (-) and J2-14 (+) on voltage regulator board A2 Normal reading is 19 +2 volts dc.	If reading is normal or high, proceed to step 2 If reading is low, perform step 5.
2	Voltage between A2J2-14 and A2J2-13 is normal or high	Measure voltage between J2-13 (-) and J2- 16 (+) on voltage regulator board A2. Nor- mal reading is greater than 6 volts dc	If reading is normal, go to step 3 If reading is low, voltage regulator board A2 is defective or undervoltage detection circuit has been acti- vated by an overcurrent condition. Replace voltage regulator board A2. If this does not correct fault, return original voltage regulator board to power supply and check components A10CR49 and A9C51 for
short			circuits (see table 5-18 for typical output resistance measurements).
3	Voltage between A2J2-13 and A2J2-16 is normal	Measure voltage between J2-16 (+) and J2- 17 (-) on voltage regulator board A2 Voltage is 0.8 +0.4 volt dc	If voltage reading is high, transistor A8Q12 is probable cause. If reading is normal, perform step 4.
4	Voltage between A2J2-16 and A2J2-17 is normal	Measure voltage between J2-17 (+) and J2- 18 (-) on voltage regulator board A2 Normal voltage reading is 0.8 +0.4 volt dc	If voltage reading is normal, check for presence of 9.25 ±2.0 volts dc between A2J2-13 (-) and col lector of transistor A8Q14. No voltage present indicates probable cause is broken wire be- tween A1T1C-23 and collector of transistor A8Q14. If voltage reading is high, check for open connection between transistor A8Q12 emitter and A8Q14 base.
5	Voltage between A2J2-13 and A2J2-14 is low	Probable fault is shorted voltage regulator (A2 subassembly) input, or defective com- ponent in dc-to-dc converter circuits (faulty AI, A4, or A5 subassembly)	Replace subassembly A2 (voltage regulator). If fault is not corrected, return original subas- sembly A2 to power supply and return power supply to depot for repair.
		Change 1 5-12	

Table 5-4. Loss of +5 Volt Output, Troubleshooting Procedures

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31 R5-2G-272 Table 5-5. Loss of -5 Volt Output, Troubleshooting Procedure

Step	Symptom	Procedure	Probable cause/corrective action
1	Loss of -5 volt output	Measure voltage between J3-13 (-) and J3- 14 (+) on voltage regulator board A2. Nor- mal voltage reading is 19.5 ±3 volts de.	If voltage reading is normal or high, perform step 2. If reading is low, perform step 5.
2	Voltage between A2J3-14 and A2J3-13 is normal or high	Measure voltage between J3-13 (-) and J3- 16 (+) on voltage regulator board A2 mal reading is greater than 6 volts dc	If voltage reading is normal, perform step 3. If Nor-reading is low, voltage regulator board A2 is defective or undervoltage detection circuit has been tripped by an overcurrent condition. Re- place a voltage regulator board A2. If this does not correct fault, return original voltage regulator A2 to power supply and check components A1OCR50 and A9C52 for short circuits (see table 5-18 for typical output resistance measurements).
3	Voltage between A2J3-13 and A2J3-16 is normal	Measure voltage between J3-16 (+) and J3- 17 (-) on voltage regulator board A2 Normal reading is less than 12 volts dc.	If voltage reading is high, replace transistor A8Q13. If reading is normal, perform step 4.
4	Voltage between A2J3-16 and A2J3-17 is normal. Voltage between A2J3-13 and A2J3-14 is low.	Measure voltage between J3-17 (+) and J3- 18 (-) on voltage regulator board A2 Normal reading is less than 1.2 volts de Probable fault is shorted voltage regulator (A2 subassembly) input or defective com- ponent in de-to-de converter circuits	If voltage reading is high, transistor A7Q19 is probable cause. If reading is normal, resistor A7R87 is open and should be replaced. 5 Replace voltage regulator board A2. If fault is not corrected, return original subassembly A2 to power supply Power supply should be sent to depot for repair, as fault location procedure indicates trouble is defective AI, A4, or A5 subassembly.

	Tab	le 5-6. Loss of +15 Volt Output, Troublesho	ooting Procedure
Step	Symptom	Procedure	Probable cause/corrective action
1	Loss of -15 volt output	Measure voltage between J2-4 (-) and J2-7 (+) on voltage regulator board A2. Volt- age reading is 22.5 +3.0 volts de.	If voltage reading is normal or high, perform step 2. If reading is low, perform step 5.
2	Voltage between A2J2-4 and A2J2-7 is normal or	Measure the voltage between J2-6 (-) and J2-7 (+) of voltage regulator board A2 Normal reading is 0.8 +0.4 volt de	If reading is normal, perform step 3. If voltage is high or low, replace voltage regulator board high A2. If this does not eliminate fault, return original subassembly A2 to power supply, and check transistor A7Q10 for open or shorted base-to- emitter junction. If transistor A7Q10 appears good, check components A10CR51 and A9C53 for short circuits (see table 5-18 for typical output resistance measurements).
3	Voltage between A2J2-6 and A2J2-7 is normal	Measure the voltage between J2-4 (-) and J2-5 (+) on voltage regulator board A2. Normal voltage reading is greater than 16 volts de.	If voltage is low, transistor A7Q10 is probable cause. If voltage is normal, perform step 4.
4	Voltage between A2J2-4 A2J2-5 is normal	Measure voltage between J2-5 (+) and J2-9 (-). Normal reading is 0.8 +0.4 volt dc	If voltage reading is normal, check resistors and A7R88, A7R89, and associated wiring for open circuit. If reading is high, check transistors A7Q20, A7Q21, and associated wiring for open circuit.
5	Voltage between A2J2-4 and A2J2-7 is low	Probable fault is shorted voltage regulator board A2 input or defective component in dc-to-dc converter circuits (faulty A1, A4, or A5 subassembly)	Replace voltage regulator board A2. If fault is not corrected, return original A2 subassembly to power supply, and return power supply to depot for repair.

Table 5-7. Loss of-15 Volt Output, Troubleshooting Procedure

Step	Symptom	Procedure	Probable cause/corrective action
1	Loss of -15 volt output	Measure voltage between J3-4 (-) and J3-7	If reading is normal or high, perform step 2
		(+) on voltage regulator board A2. Normal reading is 22.5 ± 3.0 volts de.	reading is low, perform step 5.
2	Voltage between A2J3-4 and A2J3-7 is normal or high	Measure voltage between J3-6 (-) and J3-7 (+) on voltage regulator card A2. Normal reading is 0.8 +0.4 volt dc	If reading is normal, perform step 3. If reading is high or low, replace voltage regulator A2 sub- assembly. If fault is not corrected, reinstall original A2 subassembly, and check transistor A7Q11 for shorted or open base-to-emitter junction. If A7QII appears good, check components A10CR52 and A9C54 for short circuit (see table 5-18 for typical output resistance measurements).
3	Voltage between A2J3-6 A2J3-7 is normal.	Measure voltage between J3-4 (-) and J3-5 (+) on voltage regulator board A2. Normal reading is greater than 16 volts dc	If voltage reading is low, transistor A7Q11 is and probable cause If reading is normal, perform step 4.
4	Voltage between A2J34 A2J3-5 is normal.	Measure voltage between J3-5 (+) and J3-9 (-) of voltage regulator board A2. Normal reading is 0.8 +0.4 volt dc	If voltage reading is normal, check resistors and A7R90 and A7R91 and associated wiring for open circuit. If reading is high, check transistors A7Q22 and A7Q23 and associated wiring for open circuit.
5	Voltage between A2J3-4 and A2J3-7 is low	Probable fault is shorted input to voltage regulator board A2 or defective compo- nent in dc-to-dc converter circuit (faulty A1, A4, or A5 subassembly)	Replace voltage regulator board A2. If fault is not corrected, return original A2 subassembly to power supply, and return power supply to depot for repair.

Table 5-8. Loss of +5 and -5 Volt Complementary Outputs, Troubleshooting Procedure

Step	Symptom	Procedure	Probable cause/corrective action
1	Loss of both +5 and -5 volt outputs	Dc-to-dc converter not operating. Measure voltage between capacitors PSIC5, C6, C7 common I-) bus and transformer AIT1C- 14. Normal voltage reading is 155 ±30 volts de.	If voltage reading is normal, perform step 2 If no voltage is present, check for broken wires or connections from PS1C5 (+) to A1TIC-14 and repair as required.
2	Voltage between capaci- tors PS1C5, C6, C7 common (-) bus and A1T1C-14 is normal. winding	Measure voltage between capacitors PS1C5, C6, C7 common (-) bus and transformer AITID-20. Normal reading is 0.6+0.3 volt dc	If voltage reading is normal, perform step 3. If reading is high check for; open resistor A6R10 or A6R12, open base-to-emitter junction on transistor A6Q6 or A6Q7, open transformer between A1T1D-19, AIT1D-20,or A1TID-21 If voltage reading is not present, resistor A3R1 is open If transformer AIT1D winding or resistor A3R1 is open, return the power supply to the depot for repair.
3	Voltage between capaci- tors PSIC5, C6, C7 I-) bus and A1T1D-20 is normal	Remove input power from power supply and measure continuity between transformer windings as follows: A1TID-17 to AITIC-16. 1 ohm max A1TIC-14 to AITIC-13 1 ohm max. A1TIC-14 to AITIC-15 1 ohm max.	If any measurement exceeds 1 ohm, subassembly Al is faulty and power supply should be common returned to depot. If measurements are normal, perform step 4.
4	Transformer winding con- tinuity is normal		 a Replace faulty diode. b Replace faulty transistor. c Replace faulty transistor. d Return power supply to depot for repair.
		Change 1 5-14	

		ss of +15 and - 15 Volt Complementary C	
Step	Symptom	Procedure	Probable cause/corrective action
1	Loss of both +15 and -15 volt outputs	Dc-to-dc converter not operating or +15 volt output has failed. Measure voltage be- tween J3-4 (-) and J3-7 (+) on voltage regulator board A2. Normal reading is greater than 18 volts.	If reading is normal, refer to table 5-6. step 1If reading is low or zero, perform step 2 below.
2	Voltage between A2J3-4 and A2J3-7 is low or zero.	Dc-to-dc converter not operating. Measure voltage between capacitors PSIC5, C6, C7 common (-) bus and transformer A1T1A- 8. Normal reading is 155 +30 volts dc	If voltage reading is normal perform step 3 If no voltage is present, check for broken wires or connections between capacitor PSIC5 (+) and transformer A1T1A-8.
3	Voltage between capaci- sistor PSIC5, C6, C7, (-).C6, bus and transformer A1T1A -8 is normal.	Measure voltage between capacitors PSIC5, C7 (-) bus and transformer A1T1B- 26. Normal reading is 0.6 +0.3 volt dc	If voltage reading is normal, perform step 4. If reading is high, check for open resistor A6R9or A6R11, open base-to-emitter junction on transistor A6Q4 or A6Q5, open transformer winding between A1T1B-26, A1T1B-25, or A1T1B- 27. If no voltage is present, open resistor A3R8 is probable cause If transformer A1T1B winding or resistor A3R8 is open, return the power supply to the depot for repair.
4	Voltage between capac- itors PSIC5, C6, C7 common (-) bus and A1T1B-26 is normal	Remove input power from power supply and measure continuity between transformer windings as follows: A1T1B-28 to A1T1A-29 1 ohm max. A1T1A-8 to A1T1A-7 1 ohm max. A1T1A-8 to A1TIA-9 1 ohm max. Check for the following possible faults:	If any measurement exceeds 1ohm,subassembly A1 is defective and power supply should be returned to the depot for repair. If all measurements are normal, perform step 5.
5	Transformer winding con- tinuity is normal	 Check for the following possible faults: a. Shorted diode A6CR56 or A6CR58 or open diode A6CR57. b. Shorted base-to-emitter junction on transistor A6Q4 or A6Q5. c. Open base-to-collector junction on transistor A6Q4 or A6Q5. d. If items above are normal, check for open resistor A1R164. 	a. Replace defective diode.b. Replace defective transistor.c. Replace defective transistor.d. Return power supply to depot for repair.

Table 5-9. Loss of +15 and - 15 Volt Complementary Outputs, Troubleshooting Procedure

Table 5-10. Loss of All Power Supply Outputs, Troubleshoot	ting Procedure
--	----------------

-

Step	Symptom	Procedure	Probable cause/corrective action
1	No de outputs	Check for open ac line power fuse	Replace ae line fuse. If fuse blows. upon application of power, perform step 2. If ac line fuse is not open, perform step 7.
2	Ac line fuse blows on power application	Remove input power from power supply and disconnect two pairs of leads from the (+) bus of capacitors PSIC5, C6, and C7. Re- apply input power to power supply	If ac line fuse blows, short circuit is in transient suppressor or bridge rectifier circuits; return power supply to depot for repair. If ac line fuse does not blow, fault is in capacitors PSIC5, C6, C7; dc-to-dc converter circuits; or voltage regu- lator input. Perform step 3.
3	Input line fuse does not blow with capacitor PS1C5, C6, C7 + bus disconnected.	Check capacitors PSiC5, C6, and C7 for high leakage or shorts. Leakage resist- ance is less than 100K ohms	If capacitor PSiC5, C6, or C7 shows evidence of leakage or shorting, replace faulty components. If capacitors are good, perform step 4.
4	Capacitors PS1C5, C6, and C7 not faulty	Check between following points for indicated resistance: A2J2-13 to A2J2-14 2000 ohms min A2J3-13 to A2J3-14 2000 ohms min A2J2-4 to A2J2-7 2000 ohms min. A2J3-4 to A3J3-7 2000 ohms min.	If all resistance measurements are satisfactory, perform step 6 If a measurement is less than the indicated value, note the particular meas- urement and perform step 5.
5	Resistance measurement in step 4 not satisfac- tory	Remove voltage regulator board A2 and. repeat abnormal measurement taken in step 4 on the power supply	If measurement is now satisfactory, fault is in voltage regulator board A2. Replace faulty voltage regulator board A2. If the measure- ment is still low, the fault is in subassembly A4 or A5. In this case, return the power supply to the depot for repair.
	1	Change 1 5-15	1

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 Table 5-10. Loss of All Power Supply Outputs, Troubleshooting Procedure- Continued

	Table 5-10.	Loss of All Power Supply Outputs, Troubl	leshooting Procedure- Continued
Step	Symptom	Procedure	Probable cause/corrective action
6	Voltage regulator board A2 resistance meas- urements normal	 Fault is in de-to-de converter switching circuits or transformers. Check the following for defects: a. Check transistors A6Q4, A6Q5, A6Q6, and A6Q7 for shorted junctions. b. Check diodes A6CR53 through A6CR58 for shorted junctions. c. Check transformers A1T1A through A1T1D for shorts 	 a. Replace defective transistor. b. Replace defective diodes. c. Return power supply to depot if a transformer is shorted.
7	No dc outputs, input line fuse normal	Fault is open circuit in input bridge rectifier, transient suppresser, or chassis-mounted resistor PS1R1 Measure voltage across capacitors PSIC5, C6 and C7. Normal voltage is 155 <u>+</u> 20 volts de.	If voltage is normal or high, check for open chassis-mounted resistor PS1R1 or broken wires to transformers. If voltage reading is low, perform step 8.
8	Voltage across capacitors PS1C5, C6, and C7 is low	Check forward and reverse resistance (in-circuit) of rectifier diodes A4CR2, A4CR3, A4CR4, A4CR5. Normal forward resistance is 15 ohms maximum (RX1 scale); reverse resistance is 5K ohm mini- mum (RX100 scale).	If any resistance measurement is abnormal, probable cause is diode; return power supply to depot for repair. If resistance measurements are normal, perform step 9.
9	Bridge rectifier diodes forward and reverse re- sistance normal	Check continuity from ac input connector J1-1 to circuit junction of diodes A4CR3 and A4CR4, and from J1-2 to circuit junc- tion of diodes A4CR2 and A4CR5	Open circuit indicates broken wire or open transient suppressor choke (A1L1 or A1L2) in subassembly A1Repair broken wire as neces- sary. If transient suppressor choke is open, return power supply to depot for repair.
		Table 5-11. High Output Voltage, Trouble	shooting Procedure
Step	Symptom	Procedure	Probable cause/corrective action
1	Output voltage is high and cannot be reduced by output adjustment Voltage regulator board	NOTE If output voltage exceeds overvolt- age trip point, output will oscillate. Fault is in voltage regulator board A2 or caused by leaky output transistors Replace voltage regulator card A2	If output voltage can be adjusted to within re- quired limits by output voltage adjustment, original voltage regulator board A2 is defec- tive. If new voltage regulator board A2 does not correct fault, return original regulator board to power supply and perform step 2.
3	A2 not defective	transistors, make the following voltage checks at the specified points on the volt- age regulator board A2 connectors. A voltage reading less than the designated value or one with reversed polarity indi- cates a shorted or leaky output tran- sistor(s). Output Voltage circuit Measurement points reading +5 volt J2-18 (-) to J2-17 (+) -0.4 J2-17 (-) to J2-16 (+) +0.4 -5 volt J3-18 (-) to J3-17 (+) +0.4 J3-17 (-) to J3-16 (+) +0.4 Output Voltage circuit Measurement points reading +15 volt J2-9 (-) to J2-5 (+) -0.4 J2-6 (-) to J2-7 (+) +0.4 -15 volt J3-9 (-) to J3-7 (+) +0.4 J3-6 (-) to J3-7 (+) +0.4 To isolate a particular faulty transistor in	Perform step 3. Replace transistor A8Q12. Replace transistor A7Q19. Replace transistor A8Q13. Perform step 3. Replace transistor A7Q10. Perform step 3. Replace transistor A7QII. If the collector for a faulty transistor is
	indicate faulty output transistors	output stages consisting of multiple parallel-connected transistors, such as the +5, +15, and -15 volt supplies, monitor the	disconnected, the associated high output voltage will decrease When this occurs, replace the applicable transistor.

 Table 5-11.
 High Output Voltage, Troubleshooting Procedure- Continued

Step Symptom	Procedure	Probable cause/corrective action
	output voltage of the supply and discon- nect the collector leads of the parallel transistors one at a time. After each col- lector lead is disconnected, check for a de- crease in the abnormally high output. When performing this check, only one col- lector should be disconnected at any one time. The three groups of parallel- connected output transistors are listed below. +5 volt supply: A8Q14, Q15, Q16, Q17, Q18. +15 volt supply: A7Q20, Q21. -15 volt supply: A7Q22, Q23.	

Table 5-12	All Output	Voltages Low	Troubleshooting	Drocoduro
	All Output	vollages Low,	Troubleshooting	rocedure

.

Step	Symptom	Procedure	Probable cause/corrective action
1	Low output, all voltages	Fault is low line voltage, bridge rectifier diode open, or open filter capacitor. Verify input voltage.	If input line voltage is normal, go to step 2.
2	Input line voltage normal	Check capacitors PS1C5, C6, and C7 for open condition. (See A, figure 5-13 for typical oscilloscope wave-form and table 5- 18 for resistance measurement to aid in checking capacitors.)	Replace faulty capacitor. If no capacitor is faulty, return power supply to depot for bridge recti- fier diode fault isolation and repair.

Table 5-13.	Low +15 and -15	Volt Complementar	y Outputs,	Troubleshooting Proceed	lure
-------------	-----------------	-------------------	------------	-------------------------	------

Step	Symptom	Procedure	Probable cause/corrective action
1	Low +15 and -15 volt outputs	Probable fault is in dc-to-dc converter oscilloscope verify presence of 310 volt peak-to-peak square wave (see A, figure 5-12) at A1T1A-9 and A1T1A-7, using (-) bus of PS1CS, C6, C7 as ground reference At both measurement points the low part of wave-form should be less than 3 volts, in- dicating transistors A6Q5 and A6Q4 are saturating.	With If wave-form indicates absence of transistor satu- ration at both A1T1A-9 and A1T1A-7, check diode A6CR57 for open or shorted condition and check resistors A6R9 and A6R11for cor- rect values. If correct wave-form is not present at only one point (A1T1A-7 or AIT1A-9), pro- ceed to step 2 or 3 as applicable.
2	Wave-form at A1T1A-9 does not indicate tran- sistor saturation	Transistor A6Q5 not saturating. Check for open diodes A6CR57, A6CR56, A6CR58. Also check for leaky transistor A6Q4 or low gain of transistor A6Q5. {See B and C, figure 5-12 for typical waveshapes in troubleshooting components.)	Replace defective component(s) as necessary.
3	Wave-form at A1T1A-7 does not indicate tran- sistor saturation	Transistor A6Q4 not saturating. Check for open diodes A6CR56, A6CR57, A6CR58. Also check for leaky transistor A6Q5 or low gain of transistor A6Q4. (See B and C, figure 5-12 for typical waveshapes in trou- bleshooting components.)	Replace defective components as necessary.

Step	Symptom	Procedure	Probable cause/corrective action
1	Low +5 and -5 volt outputs	Probable fault is in dc-to-dc converter. With oscilloscope verify presence of 310 volt peak-to-peak square wave (see A, figure 5-12) at A1T1C-13 and A1TIC-15, using (-) bus of PSIC5, C6, C7 as ground refer- ence. At both measurement points the low part of waveform should be less than 3 volts, indicating transistors A6Q6 and A6Q7 are saturating.	If waveform indicates absence of transistor satu- ration at both AITIC-15 and A1TIC-13, check diode A6CR54 for open or short condition and check resistors A6R10 and A6R12 for correct values. If normal waveform is not present at only one point (AITIC-15 or AIT1C-13), pro- ceed to step 2 or 3 as applicable.
2	Waveform at A1T1C-13 does not indicate tran- sistor saturation	Transistor A6Q6 not saturating. Check for open diodes A6CR53, A6CR54, A6CR55. Also check for leaky transistor A6Q7 or low gain of transistor A6Q6. (See B and C, figure 5-12 for typical waveshapes in trou- bleshooting components.)	Replace defective components as necessary.
3	Waveshape at A1T1C-15 does not indicate tran- sistor saturation	Transistor A6Q7 not saturating. Check for open diodes A6CR53, A6CR54, A6CR55. Also check for leaky transistor A6Q6 or low gain of transistor A6Q7. (See B and C, figure 5-12 for typical waveshapes in trou- bleshooting components.)	Replace defective components as necessary.

Table 5-14. Low +5 and -5 Volt Complementary Outputs, Troubleshooting Procedure

Table 5-15. Low Output Voltage -Single Output, Troubleshooting Procedure

Step	Symptom	Procedure		Probable cause/corrective action
1	Low output voltage on single output	Fault is in voltage regulator board fier circuit in dc-to-dc converte drive transistors. Replace vol tor board A2	r, or output	If output voltage returns to normal, original volt- age regulator is faulty If fault is not corrected, return original voltage regulator to power sup- ply and perform step 2.
2	Voltage regulator board A2 is not defective	Make the following applicable volta checks at the specified points age regulator board A2 conner Output circuit Measurement points +5 volt J2-13(-)toJ2-14(+) -5 volt J3-13 (-)toJ3-14(+) +15 volt J2-4 (-) toJ2-7(+) -15 volt J3-4 (-)toJ3-7(+)	on the volt-	If the measured voltage is low, fault is in subas- sembly A1, A4, or A5. Return the power sup- ply to depot for repair. If the measured voltage is normal or high, perform step 3.
3	Voltage measured at volt- age regulator input point is normal or high	Measure the following applicable v the voltage regulator board A2 tors, as indicated below Output circuit Measurement points +5 volt J2-13 (-) to J2-17 (+) -5 volt J3-13 (-) to J3-17 (+) +15 volt J2-4 (-) to J2-5 (+) -15 volt J3-4 (-) to J3-5 (+)	voltage at	If the voltage measured is low, the following ap- plicable transistor is the probable cause: +5 volt output: transistor A8Q12. -5 volt output; transistor A7Q10. -15 volt output; transistor A7Q10. If the measured voltage is high, the following applicable transistors are probable causes: +5 volt output; transistors A8Q14 through A8Q18. -5 volt output; transistor A7Q19. +15 volt output; transistors A7Q20 and A7Q21. -15 volt output; transistors A7Q22 and A7Q23.

rabie e re. Edipat venage ecomation, rreabioencoung rrecedu	Table 5-16. Output Voltage Oscillation, Troubleshooting Proceed
---	---

Step	Symptom	Procedure	Probable cause/corrective action
1	Output oscillates between approximately 0 volt And normal output level	Oscillation is result of output level adjust- ment set too high, high voltage fault, or faulty overvoltage detection circuit. Ad- just output level adjustment on voltage regulator board A2 to reduce output to proper level.	If output adjustment does not affect oscillation problem, perform step 2.
2	Output adjustment does not affect oscillation	Observe output voltage on oscilloscope and determine if upper level of waveform ex- ceeds overvoltage trip point (see table 5-1 for trip point limits)	If upper level exceeds overvoltage limit, refer to table 5-11. If upper level of waveform is below the overvoltage trip point, replace voltage reg- ulator board A2. If voltage regulator substitu- tion does not correct fault, reinstall original voltage regulator and perform step 3.
3	Voltage regulator board A2 substitution does not correct fault	Replace appropriate SCR crowbar diode:+5 volt supply:A10CR49-5 volt supply:A10CR50+15 volt supply:A100CR51-15 volt supply:A10CR52	If SCR crowbar replacement does not correct fault, perform step 4.
4	SCR crowbar diode is not faulty	Check appropriate current limit resistor for open condition: +5 volt supply: A8R82 -5 volt supply: A7R87 +15 volt supply: A7R88 -15 volt supply: A7R90	Replace open resistor.


 Table 5-17.
 Excessive Line Frequency Ripple on Outputs, Troubleshooting Procedure

Step	Symptom	Procedure	Probable cause/corrective action
1	Excessive ripple on all outputs	Refer to table 5-12 for troubleshooting pro- cedure (See figure 5-11 for allowable rip- ple limits on dc outputs.)	
2	Excessive ripple on single output.	Fault is defective voltage regulator board A2 or output filter. Replace voltage regu- lator board A2. (See figure 5-11 for allow- able ripple limits on dc output.)	If excessive ripple is reduced, voltage regulator was faulty. If ripple is not reduced, reinstall original voltage regulator board. Probable cause is then the output filter capacitor (A9C51, A9C52, A9C53, or A9C54) associated with the de output containing the ripple.
3	Excessive ripple on com- plementary outputs	Probable cause is defective component in dc- to-dc converter. (See fig.5-11 for allow- able ripple limits on de outputs.)	If ripple is present in +-15 volt complementary outputs, perform troubleshooting procedure in table 5-13. If ripple is present on +5 volt out- puts, perform troubleshooting as outlined in table 5-14.


-				
From (+)	To (-)	Scale	Reading	Comments
PS1C5 (+)	PSIC5 (-)	R x 100	1200Q	
PS1JI-1	PSIJ1-2	R x 100	>100KQ	
PSIJ1-2	PSIJ-1	R x 100	>100KQ	
+5 V (TP)	COM (TP)	R x 100	950Q	
+15 V (TP)	COM (TP)	R x 100	1550Q	
-15 V (TP)	COM (TP)	R x 100	1650Q	
-5 V (TP)	COM (TP)	R x 100	950Q	
+5 V (TP)	COM (TP)	R x 10000	50 KQ	
+15 V (TP)	COM (TP)	R x 10000	150KQ]
· · ·				With A2J2 and AZJ3 disconnected:
-15 V (TP)	COM (TP)	R x 10000	150KQ	allow 1 minute charge time.
-5 V (TP)	COM (TP)	R x 10000	50KQ	

Table 5-19. T	ypical Voltage	Measurements
---------------	----------------	--------------

	1 61101	0010. 1	Jpreal Tena	gemeasurements
		Scale	Reading	
From (+)	To (-)	(+ dc)	(in volts)	Comments
PSIC5 (+)	PSIC5 (-)	250 V	155	120 V ac, 60 Hz input.
PSIR1 (top)	PS1C5 (-)	50 V	21	PS1RI located on right side of chassis.
A2J2-14	COM (TP)	50 V	19.0	+5 V regulator.
A2J2-16	COM (TP)	10 V	6.8	+5 V regulator.
A2J2-17	COM (TP)	10 V	6.3	+5 V regulator.
A2J2-18	COM (TP)	10 V	5.7	+5 V regulator.
A2J2-7	COM (TP)	50 V	22.5	+15 V regulator.
A2J2-6	COM (TP)	50 V	22.0	+15 V regulator.
A2J2-5	COM (TP)	50 V	16.9	+15 V regulator.
A2J2-9	COM (TP)	50 V	16.1	+15 V regulator.
A2J3-14	COM (TP)	50 V	14.5	-5 V regulator.
A2J3-16	COM (TP)	2.5V	1.75	-5 V regulator.
A2J3-17	COM (TP)	2.5V	1.25	-5 V regulator.
A2J3-18	COM (TP)	2.5V	0.6	-5 V regulator.
A2J3-7	COM (TP)	10 V	7.5	-15 V regulator.
A2J3-6	COM (TP)	10 V	6.9	-15 V regulator.
A2J3-5	COM (TP)	2.5V	1.15	-15 V regulator.
A2J3-9	COM (TP)	2.5V	0.60	-15 V regulator.



EL 5820-804-34-TM-66






Figure 5-13. Typical input filter and output drive circuit waveforms.

(2) To perform certain measurements as required in the troubleshooting procedures, removal of the power supply top cover and partial removal of other subassemblies are necessary. Removal and replacement procedures are covered in paragraph 511. For all resistance and voltage measurements required in the troubleshooting procedures, use a multimeter unless specified. component reference otherwise All designators in the troubleshooting procedures are prefixed with the pertinent subassembly reference designator to aid in the physical location of components.

5-11. Removal and Replacement Procedures

a. *Power Supply* PS1. To remove or replace the power supply, refer to the instructions in paragraph 39b.

b. *Power Supply Top Cover*. Remove the 13 screws labeled A in figure 514. Lift top cover and swing back to position shown in figure 52, revealing voltage regulator board A2. To replace the top cover, reverse the above procedure.


c. *Printed Circuit Voltage Regulator) Board* A2. Remove top cover as instructed in b above. Remove the two retaining screws (fig. 52) from each connector (A2J2 and A2J3) on the voltage regulator board and disconnect the cable connectors. Remove the seven screws labeled B in figure 514, to free the board from the top cover. Reinstall the voltage regulator board in the reverse order of removal.


d. Heat Sink Assemblies A 6, A 7, and A8.

(1) Remove two retaining screws (fig. 515) from one side of the heat sink assembly, then loosen the two retaining screws on the other side of the assembly. Slide the heat sink assembly sideways to free it from the loosened screws, and fold it out and away from the power supply chassis as shown in figure 515 for access to heat sink assembly components.

(2) When replacing power transistors on a heat sink assembly, be sure to install insulating washers with thermal compound applied to both sides of washers.

(3) Replace heat sink assemblies by reversing the instructions in (1) above.





e. *Terminal Board Assembly A9.* Loosen and remove heat sink assembly A8 as described in d above, to expose terminal board A9 mounting screws. Remove the four mounting screws and nuts securing the terminal board to the chassis.

NOTE

It is generally possible to remove most of the components on the terminal board without removing the terminal board from the chassis. f. SCR Mounting Assembly A10. Remove the two mounting screws located on the side of the power supply adjacent to the SCR mounting assembly. When replacing an SCR on the mounting assembly, be sure to install insulating washers with thermal compound applied to both sides of the washer. When replacing SCR CR49, bend the long lead on CR49 to prevent interference with the top cover of the power supply. While bending the lead, support the lead between the glass seal and the bend to prevent cracking the seal.




Figure 5-15. Bottom of power supply chassis with heat sinks folded out.

APPENDIX A

REFERENCES

DA Pam 310-4	Index of Technical Manuals, Technical Bulletins, Supply Manuals (Types 7, 8, and 9), Supply Bulletins, and Modification Work Orders.
DA Pam 310-7	US Army Index of Modification Work Orders.
TM 11-5820-803-12	Operator and Organizational Maintenance Manual for Modem, Digital Data MD- 921/G.
TM11-5820-804-12	Operator and Organizational Maintenance Manual for Modem, Digital Data MD- 920A/G.
TM11-5820-804-20P	Organizational Maintenance Repair Parts and Special Tools List for Modem, Digital Data MD-920A/G.
TM11-5820-804-34P	DS, GS, and Depot Repair Parts and Special Tools List for Modem, Digital Data MD- 920A/G.
TM 11-5895-807-13	Operator's, Organizational and Direct Support Maintenance Manual: Encoder-Decoder KY-801/GSC (NSN 5895-01-034-1061).
TM 38-750	The Army Maintenance Management System (TAMMS).
TM 740-90-1	Administrative Storage of Equipment.
TM 750-244-2	Procedures for Destruction of Electronics Materiel to Prevent Enemy Use (Electronics Command).

Change 1 A-1/(A2 blank)

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 APPENDIX B

WIRE LISTS

This appendix contains interconnecting wire run lists for the Synthesizer and Bit

Synchronizer card file, A2A1 (table B-1) and Power Supply, A2PS1 (table B-2).

Change 1 B-1/(B-2 blank)

Table B-1. Synthesizer and Bit Synchronizer, Wire List

GENERAL NOTES

I THIS IS A DOUBLE EFTRY TABULAR FORM RUNNING LIST, ALSO KNOWN AS A PIN DICTIONARY. THE SECOND ENTRY CF A WIRE IS INDICATED BY AN ASTERISK (*) FOLLOWING THE WIRE NUMBER EXAMPLE-1708 ANU 178* ARE FIRST AND SECOND ENTRIES CF THE SAME WIRE NUMBER.

2 COLOR CODE ABBREVIATIONS ARE PER USAS Y14.15 AND MIL-STD-12. BLACK IS BK, BROWN IS BR, RED IS R, ORANGE IS O, YELLOW IS Y,GREEN IS G, BLUE IS BL, VIOLET IS V, GRAY (ALSO CALLED SLATE), IS GY WHITE IS ,.

3 THE FOLLOWING NODE NAMES AND WIRE COLORS ARE STANDARD:

SIGNALS ARE WHITE, RETURNS ARE BLACK, GROUND IS GND AND COLOR BLACK, +5VC IS RED, -5VOC IS YELLOW, +12VDC IS BROWN -12ZVDC IS BLUE +15VDC IS GREEN, -15VDC IS VIOLET, AND +28VDC IS ORANGE. VENDOR ASSEMBLIES WILL NOT BE REWORKED TO MEET THIS REQUIREMENT.

5 MATERIAL IS CALLED OUT ON THE NEXT ASSEMBLY. ITEM ENTRIES ARE FOR REFERENCE ONLY AND THE FOLLOWING ABBREVIATIONS ARE USED. 188 IS RG188A/U. 30SCL IS SOLID AWG 30, INSULATED WIRE WRAP WIRE, E-16 IS INSULATED STRANDED TYPE E WIRE PER MIL-W-16878/4. STW2 INSICATES SHIELDED TWISTED PAIR. INTERNAL CODING MAY BE SHOWN FOR REF.

6 WHEN 2 OR MORE WIRES ARE INSEPARABLY ASSEMBLED (EXAMPLE COAX AND SHIELDED TWISTED PAIR) THEY ARE GIVEN THE SAME WIRE NU'MER. SHIELD PIGTAILS MUST HAVE SEPARATE WIRE NUMBER.

7 LOWER CASE CHARACTER IS INDICATED BY AN APOSTROPHE FOLLOWING THE LETTER EXAMPLE LOWER CASE A IS A'. A SHIELD COVER IS INDICATED BY A DOLLAR SIGN FOLLOWING THE TERMINAL NAME. EXAMPLE E1\$ IS THE SHIELD OVER THE WIRE GOING TO E1.

TERMINATION NOTES (TERMINATION NOTE NUMBERS MAY NOT BE CONTINUOUS)

- 1. SOLDER WIRE TO TERMINAL INDICATED IN LIST.
- 2 CRIPF WIRET COAX CR TWISTED PAIR IN CONTACT PER SM-A-731333 -50 TRU 55 AND INSTALL IN CONNECTOR PER SM-A-731330-1 THRU 4 AT POSITION GIVEN IN LIST.
- 6 WRAP AWG 26 OR LAC 30 SOLID WIRE CN .025 SQUARE POST.
 6 TURNS MINIMUM CF PARE WIRE AECVE 1.5 TURNS MINIMUM OF INSULATED WIRE ARE REQUIRED.
 REF MIL-STD-1130. INSLLATICN WRAP MAY BE OMITTED ON TEFLON COVERED WIRE.

	SYNTH & 3IT SYNC I	
IT NO.		REV
	SM-A-759628	F
	SHEET 3	

HIGHEST WIRE KUMEER IS 1070

SIZE CODE IDENT NO. A 80063

Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

- 7 SCLDER WIRE TO ..025 SQUARE POST. USE CAUTION TO AVOID DAMAGE TO INSULATION. SOLDER SLEEVE OPTIONAL. IF SOLDER HAS NOT ROUNDED CORNERS OF PCST, WIRE WRAP IS OPTIONAL.
- 9 CONNECT PIGTAIL TO SHIELD BY USE OF CRIMP OR SOLDER SLEEVE.
- 10 TERMINATE SHIELD BY CUTTING BACK NEAR TERMINAL. KEEP EXPOSE BRAID SHORT, COVER COUT EDGES WITH HEAT SHRINK SLEEVING.
- 11 SOLDER BUS-BAR TO TERMINALS INDICATED IN LIST. USE CAUTION TO AVOID DAMAGE TC INSTALLATION.

12 CRIMP 1 OR 2 WIRES IN 1 MS25036 TYPE LUG. BOTH WIRES WILL CARRY THE SAME WIRE NUMBER. DO NOT EXCEED THE CIR-MILL RATING OF THE LOG.

13 TERMINATE COAX IN SMA CONNECTOR. NOTE SHIELD IS CARRIED THRU.

14 ATTACH COAX TO ADAPTER AT BOTH ENDS PER FIGURE 1. PLACE ADAPTERS OVER WIREWRAP PINS AS INDICATED N LIST AND SOLDER. USE CAUTION TO AVOID DAMAGE TO IINSULATION.

15 ATTACH COAX TO ADAPTER AT ONE END PER FIGURE 1. PLACE ADAPTER OVER WIREWRAP PINS AS INDICATED IN LIST AND SOLDER. USE CAUTION TO AVOID DAMAGE TO INSULATION.

HIGHEST WIRE NUMBER IS 1070

SIZE CODE IDENT NO. A 80063 (SYNTH &BIT SYNC REV SM-A-759628 F SHEET 4

Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

								N			R
WIRE	FRC	μ.	TO		COL	.CR	REF	0			E
NC.	END	TERM		TERM		ſE₩	NODE	T	REMARKS		V
								ε			
161	ACAPTER	161 14	A1XA11-29	14	188	SHLD	GNÐ	COAX			
161	ADAPTER	161 14	A1XA11-30	14	188	CTR	TVCO	COAX			
161	ADAPTER	161 14	A1×A11-31	14	188	SHLD	GND	COAX			
161	ADAPTER	161 14	A1XA11-65	14	188	SHLD	GND	COAX			
	ADAPTER		A1XA11-66	14	188	CTR	TVCO	COAX			
161	ADAPTER		A1XA11-67	14	188	SHLD	GND	COAX			
161		161 15			188	CTR		COAX			8
	ADAPTER		A1XA11-20		-	SHLD		COAX			
	ADAPTER		A1XA11-21				TVCONT	COAX			
	ADAPTER	-	A1XA11-22			SHLD		COAX			
101		102 14	A1/P11 46	• •	100	31120	00				
162	ADAPTER	162 14	A1XA11-56	14	188	SHLD	GND	CCAX			
	ADAPTER		A1XA11-57	-	188		TYCONT	COAX			
	ADAPTER		A1XA11-58			SHLD		COAX			
		162 14			-		TVCONT	CGAX			е
162			A1×AC2-31			SHLD		COAX			•
509	ADAPTER	563 14	ALAPC3-31	14	100	37110	GNU	LUPA			
E 00		500 14	415463 33	14	188	6 19	TSC45M	COAX			
	ACAPTER		A1XAC2-32					COAX			
	ADAPTER		A1XAC2-33			SHLD					
	ADAPTER		A1XAC3-67			SHLD		COAX			
	ADAPTER		A1XAC3-68				TSC 45N	CCAX			
509	ADAPTEP	509 14	A1XAC2-69	14	188	SHLD	GND	COAX			
	ADAPTER		A1XA12-27			SHLD		COAX			
	ACAPTER		41XA12-28	_	188	-	TSC45M	COAX			
	ADA P TE R		A 1 XA 1 2- 29			SHLD		CCAX			
	ACAPTER		A1XA12-63	-	-	SHLD		COAX			
509	ADA PTE R	509 14	A1XA12-64	14	188	CTR	15C45M	COAX			
											
	ADAPTER		A1XA12-65			SHLD		COAX			
	ACAPTER		A1 XAC 3- C6			SHLD		COAX			
	ACAPTER		A1XAC2-C7				IMIXO	COAX			
-	ADAPTER		Alxac3-08			SHLD		CUAX			
510	ADAPTER	510 14	A 1XAC 2-42	14	188	SHLC	GND	COAX			
	ADAPTER		A 1 XAC 2-43				TM1XO	COAX			
	ACAPTER		A1XAC3-44			SHLD		COAX			
	ADAPTER		A1XA10-02			SHLD		COAX			
	ADAPTER		A1XA10-C3				TM1XO	COAX			
£10	ACAPTER	510 14	A1XA10-C4	14	188	SHLD	GND	COAX			
				• •				CO M M			
	ACAPTER		A1XA10-38			SHLD		COAX			
	ADAPTER		A1XA10-39			-	TMIXO	COAX			
	ACAPTER		A1XA1C-40	_		SHLD		COAX			
			A1XAC (-29			SHLD		COAX			
5.36	ADAPTER	536 14	A1XAC6-3C	14	188	CTR	T45MVC0	CUAX			
								CMALE IL C	STT SYNC	、	
							•	51011 6	311 37 MU	'	RÉV
			214	E CODI	C 101		U •				n L V
ытене		NUMBER	IS 107C A		8004	63		ς μ _	-4-759626		F
- 10 -1 1	EDI MIKE	PUTPER			0000			J	~ 17,020		•
									SHEET	5	

								N		R
WIRE	FFI		to			LOR	REF	0		Ε
NG.	END	TERM	ENC	TERM	I	TEM	NODE	r	RE MARK S	v
								£		
674	ADAPTER	634 14	A 1 Y AC 4-21	14	140	SHI D	CNO	COAX		
			A1XAC (-31 A1XAC (-65			SHLD		COAX		
	ADAPTER ADAPTER		A1XAC (-66	-	188		T45MVCD	COAX		
						SHLD		COAX		
	ADAPTER	-	A1XACE-67 A1XACE-29			SHLD		COAX		
230	AUAFIER	220 14	A1 AAC 2-29	14	100	3010	GHU	CUAN		
6 36	ADAPTER	576 14	A1>A(E-3C	14	188	C T P	T45MVC0	COAX		
	ADAPTER		A1XAC (-21			SHLD		COAX		
	ADAPTER	-	A1 XAC E-65			SHLD		CUAX		
	ADAPTER		A1XACE-66	• •	188		T45MVC0	COAX		
	ADAPTER		A1×ACE-67			SHLD		CUAX		
2.30	AUAPIEN	130 14	ALAPCE-01	14	100	SHLU	3140	CUAN		
543	ACAPTER	F43 14	A1 ¥#({-C9	14	182	SHLD	GNO	COAX		
	ADAPTER	-	A1XACE-10		188	-	TSCTCXO	COAX		
	ADAPTER		A1)ACE-11			SHLD		COAX		
	ADAPTER		A1XAC (-45	-	-	SHLD		COAX		
	ADAPTER	-	A1)A(8-46		188		TSCTCXC	CUAX		
. • .	AMARICA	343 44		• •		UIN	1301040			
543	ACAPTER	543 14	A134CE-47	14	188	SFLD	GND	COAX		
	ADAPTER		A1XA12-10			SHLD		CUAX		
	ADAPTER		A1 XA12-11	-	188		TSCTCXO	CUAX		
	ACAPTER	-	A1XA12-12			SHLD		COAX		
	ADAPTER	-	A1XA12-46			SHLD		COAX		
. 4.3	ADAT LE	343 14	F1#F16-40	47	100	31160	0.10	4 0 AA		
643	ADAPTER	543 14	A1XA12-47	14	188	CTR	TSCTCXO	COAX		
	ADAPTER	-	A1XA12-48			SHLD		COAX		
	ADAPTER		AIXACE-21			SHLC		COAX		
	ADAPTER		A1 XAC E-22		188		T45M1X	CUAX		
	ADAPTER		A1XACE-23			SHLD		COAX		
	ADAT ICK	211 14		÷ •	100	31120	0.10	U G AA		
544	ACAPTER	544 14	A1 XAC E-57	14	188	SHLD	GND	COAX		
	ADAPTER		A1 >AC 8-58		188		T45H1X	COAX		
	ACAPTER		A1 XAC 8-59			SHLD	GND	CDAX		
	ADAPTER		A1XA10-C8	_	-	SHLD		COAX		
	ADAPTER		A1XA10-C9	14	188	CTR	T45M1X	COAX		
- • •										
544	ADAPTER	544 14	A1XA10-10	14	188	SHLD	GND	COAX		
	ACAPTER	544 14	A1 XA1 C-44			SHLD		COAX		
	ADAPTER		A1XA1C-45		188		T4541X	COAX		
	ADAPTER		A1XA10-46	-		SHLD	GND	COAX		
	ADAPTER		A1XA(2-(7		-	SHLD		CUAX		
545	ACAPTER	545 14	A1XAC2-C8	14	188	CTR	T4 5MA	CCAX		
545	ADAPTER	545 14	A1XAC2-09	14	188	SHLD	GNU	COAX		
545	ACAPTER	545 14	A1XAC2-43	14	188	SHLD	GND	C CAX		
545	ADAPTER	545 14	A1XAC2-44	14	188	C TR	T45MA	COAX		
545	ADAPTER	545 14	ALXAC2-45	14	188	SHLD	GNÜ	COAX		
							,	CHNTH A	ATT CHAIC	
			CT 78				•	31 M I M	BIT SYNC	REV
			5120			214.1.246				N L I
нтен	ST WIRE	NUMBER	IS 1070 A		ecce	63		S M-	A-759628	۶
1.1011								•		
									5.U.C.C.T	

								N		R
WIRE	FRC	۲.	TO		COL	.OR	REF	0		E
NC.	END	TERM	ENC	TER #	11	IEM	NODE	Ť	RE MARK S	V
								E		
545	ADAPTER	545 14	A1XACE-12			SHLD		COAX		
545	ADAPTER	545 14	A1XACE-13		188		T45MA	COAX		
545	ACAPTER	545 14	A1×ACE-14			SHLD		COAX		
545	ADAPTER		A 1 XAC 8-48			SHLD		CDAX		
545	ACAPTER	545 14	A1 XAC E-49	14	188	CTR	T4 5HA	COAX		
545	ADAPTER	545 14	A1 XA (= 50	14	188	SHLD	GND	COAX		
	ADAPTER		ALXAIC-C5	14	188	SHLD	GND	COAX		
	ADAPTER		A1 XA1 (- C6	-	188		R15M1X	CUAX		
	ADAPTER		A1XAIC-C7			SHLD	GND	COAX		
	ACAPTER		A1XA10-41			SHLD		CDAX		
331	AUAFIER	<i>JJL</i> 14		•	•••	••••				
551	ADAPTER	551 14	A1X#1C-42	14	188		R15M1X	COAX		
	ADAPTER		A1XA10-43	14	188	SHLD	GND	COAX		
	ADAPTER		ALXA11-15	14	188	SHLD	GND	COAX		
	ADAPTER		A1XA33-16		188		R15M1X	COAX		
	ADAPTER		A1XAL1-17			SHLD	GND	COAX		
	- Jan Ver									
551	ACAPTER	551 14	A1XA11-51	14	183	SHLD	GND	COAX		
	ADAP TER	551 14	A1XA11-52	14	188	C TR	R15M1X	CCAX		
	ADAPTER	551 14	A1X/11-53	14	188	SHLD	GND	COAX		
	ACAPTER		A2XA14-25	15	188	SHLD	GND	COAX		
	ADAPTER		A2XA14-30	15	188	C TR	RVCO	XACO		
860	ADAPTER	86C 15	A2XA14-31	15	188	SHLD	GND	COAX		
860	ADAPTER	860 15	A2XA14-65	15	188	SHLC		COAX		
£60	ADAP TE R	860 15	A2XA14-66	15	168		RVCD	COAX		
860	ADAPTER	86C 15	A2XA14-67			SHLO		COAX		
860	ACAP TER	860 15	i J02-8	2	188	CTR	RVCO	COAX		
861	ADAPTER	861 15	A2XA14-20	15	188	SHLD	GND	COAX		
	ACAPTER		A2XA14-21	15	188	C TR	RVCONT	COAX		
	ADAPTER		A2XA14-22			SHLD		COAX		
	ACAPTER		A2XA14-56	15	188	SFLD	GNU	COAX		
	ADAPTER		A2XA14-57	15	188	CTR	RVCONT	COAX		
561	ADAPTER	861 15	6 A2XA14-58	15	188	SHLD	GND	COAX		
	ADAPTER		J02-H		188		RVCONT	COAX		
	ADAPTER		AZXAIE-25			SHLD	GND	COAX		
	ADAPTER		A2XA16-30	14	188	CTR	R45MVCD	CUAX		
	ADAPTER		A2XA16-31			SHLD	GND	CCAX		
,02										
902	ACAPTER	902 14	A2XA1 - 65	14	188	SHL C		CCAX		
902	ADAPTER	902 14	A2XA16-66		168		R45MVCO	CDAX		
902	ACAPTER	902 14	A2XA16-67	14	188	SHLD	GND	CCAX		
002	ADA PTE 8	902 14	A2X418-29	14	183	SHLD	GND	COAX		
902	ADAPTER	902 14	A2XA1 (-30	14	188	CTR	R45MVCG	CUAX		
							-	SYNTH &	BIT SYNC)	REV
			S12	E COC	E ID	ENT N	U.			RCV
			10.1070		000	4.7		C.M.	A-759528	F
HIGH	EST WIRE	NUMBER	IS 1070 A	I.	800	0.5				•

NC. END TERN ENC	TERM	•	TEM	NODE	Г	REMARKS	V
	1 14				£		
SO2 ADAPTER SC2 14 A2XALE-3		188	SHLD	GND	COAX		
902 ADAPTER 902 14 A2XA18-6	5 14	188	SHLD	GND	COAX		8
902 ADAPTER 902 14 A2XA18-6	6 14	188	CTR	R45MVÇO	CCAX		8
902 ADAPTER 902 14 A2XA16-6	57 14	188	SFLD	GND	COAX		
903 ACAPTER 903 14 A2XA15-0	2 14	188	SHLD	GND	COAX		
503 ADAPTER 903 14 A2XA15-0	3 14	188	C TR	RM1XO	CCAX		
903 ADAPTER 903 14 A2XA15-0	:4 14	188	SHLD	GND	CUAX		
903 ACAPTER 903 14 A2XA15-3	8 14	188	SHLC	GND	COAX		
903 ADAPTER 903 14 A2XA15-3	9 14	188	CTR	RMLXO	COAX		
503 ADAPTER 903 14 A2XA15-4	0 14	188	SFLD	GND	COAX		
903 ACAPTER 903 14 A2XA21-0	6 14	188	SHLD	GND	CCAX		
903 ADAPTER 903 14 A2XA21-0		188		RM1XO	COAX		
903 ACAPTER 903 14 A2XA21-0	8 14	188	SHLD	GND	CUAX		
903 ADAPTER 903 14 A2XA21-4	2 14	188	SHLD	GND	CUAX		
903 ACAPTER 903 14 A2XA21-4	3 14	188	CTR	RMIXO	COAX		
503 ACAPTER 903 14 A2XA21-4	4 14	188	SFLD	GND	COAX		
904 ADAPTER 904 14 A2XA15-0			SHLD		COAX		
SO4 ACAPTER SC4 14 AZXA15-0	9 14	188	CTR	R45M1X	COAX		
904 ADAPTER 904 14 A2XA1 -1	0 14	188	SHLD	GND	CUAX		
904 ADAPTER SC4 14 A2XA15-4	4 14	188	SFLD	GND	CDAX		
904 ADAPTER 904 14 A2XA1 -4	5 14	188	CTR	R45M1 X	COAX		
904 ADAPTER 904 14 A2XA15-4		188	SHLD	GND	COAX		
904 ADAPTER 904 14 A2XA16-2	1 14	188	SHLD	GND	COAX		
904 ADAPTER 904 14 A2XA1E-2	2 14	188	C TR	R45M1X	CGAX		
904 ADAPTER 904 14 A2XA16-2	14	168	SHLD	GND	CUAX		
904 ADAPTER 904 14 A2XA16-5	57 14	188	SHLD	GND	CUAX		
504 ADAPTER 904 14 A2XA16-5	ie 14	188	CTR	R45M1X	COAX		
904 ADAPTER 904 14 A2XA16-5			SHLD		COAX		
909 ACAPTER 909 14 A2XAL6-1	.2 14	188	SHLD	GNU	CUAX		
509 ADAPTER 909 14 A2XA16-1	3 14	188	CTR	R45MA	COAX		
909 ADAPTER 909 14 A2XA16-1	4 14	188	SHLD	GND	COAX		
909 ADAPTER 909 14 AZXA16-4	8 14	188	SELD	GND	COAX		
SO9 ADAPTER SC9 14 AZXALE-4	9 14	188	C TR	R 4 5 M A	COAX		
909 ACAPTER 909 14 A2XA16-5		188	SHLD	GND	COAX		
909 ADAPTER 909 14 A2XA23-0	7 14	188	SHLD	GNO	CDAX		
509 ADAPTER 909 14 AZXAZ3-0	8 14	183	C TR	R45MA	COAX		
909 ADAPTER 909 14 428423-0			SHLD		COAX		
509 ADAPTER 909 14 A2XA22-4			SHLD		CCAX		
909 ACAPTER 909 14 A2XA23-4		188		R45MA	CUAX		
509 ACAPTER 909 14 AZXA22-4			SHLD	GN D	CCAX		

	SIZE CODE IDENT NO.	(SYNTH & BIT SYNC)	REV
HIGHEST WIRE NUMBER IS 1070	∆ 80C€3	SM-A-759628	F

345

SHEET 8

				_	_				N		R
HIRE	FRO			T		-	LOR	REF	Q		E
NO.	END	Ŧ	ERM	ENC	TERM	L	reM	NODE	T	REMARKS	v
									E		
647	ADAPTER	G47	14	A2XA14-15	14	140	SHLD	CND	COAX		
	ADAPTER			A2XA14-16		188		RISMIX	COAX		
	ACAPTER			A2XA14-17	-		SHLD		COAX		
	ADAPTER		-	A2XA14-51			SHLD		CUAX		
	ADAPTER			A2XA14-52		188		RISM1X	COAX		
947	ACAPTER	947	14	A2XA14-53	14	188	SHLC	GND	CUAX		
947	ADAPTER	947	14	A2XA15-05	14	188	SHLD	GND	COAX		
	ACAPTER		14	A2XA15-06	14	188	CTR	R15M1X	COAX		
547	ADAPTER	947	14	A2XA15-C7	14	188	SHLD	GND	CITAX		
\$47	AGAPTER	947	14	A2XA15-41	14	188	SHLD	GND	CCAX		
							_				
	ACAPTER			A2XA15-42		188	-	R15M1X	CCAX		
	ADAPTER		-	A2XA15-43			SHLD	-	COAX		-
				A2XAC1-01	-		SHLD		COAX		B
			-	A 2 XA C 1- C2			CTR		COAX		B
1037	ADAPTER	1037	15	A2 XAC1-C3	15	188	SHLD	GND	COAX		8
				A2XAC1-37			SHLD		COAX		B
				A2XA01-38		188		LOSINB+	COAX		8
				A2XAC 1-39			SHLD		COAX		B
	ADAPTER					188		LOSINB+	COAX		8
1037	AUAPIER	1031	15	PO1-SFELL	13	188	SFLD	GND	COAX		В
	A 1 Y A 01 - /							. EVDC			•
	AIXA01-0			Aljcz-20		E-20		+5 VDC			8
	ALJ01-01			A1J01-21			CL BK				B
	A1J01-01			A1JC2-40 W1-			L BK				8
	A1J01-01			-		E-24		GND			
211	A1J01-C3	2	0	A 2 X A C (- 15	c	30.50		NCENCC			
278	A1J01-C4		6	A2XA0 -10	4	3050	-1 L	EXTENCO			
	A1J01-C			A2XAC4-13		3050		ENOPERC			
	A1J01-(7			A2XAC4-14		3030		ENTESTC			
	A1J01-C4			AZXACE-59		3050		NODECC			
	A1J01-10			A2XAC 6-48		3050	-	EXTRECC			
		-	_		•	2000					
138	A1J01-11	l	6	A2XAC 7-27	6	3050	t w	TSTSEQ			
-	A1J01-12			A2 XAC 7-62		3050	-	TSTTXBS			
287	A1J01-13	•	6	A2XA0 7-63		3050		TSTRXBS			
141	A1J01-15	5	6	A2 XAC 7-65	6	3050	L W	TSTALT			
564	A1J01-16	<u>.</u>	6	A1JC1-18	6	3050	L ek	GNO			в
1 047	A1J01-16	5	6	A1XAC 1- 01	6	3050	L EK	GND			8
965	A1J01-17	7	6	A2 XAC 1-25	6	2050	IL N	ICFRLYE			8
S 64 *	A1J01-18	3	6	AljC1-16	6	30 SC	L BK	GND			B
291	A1J01-19		6	AZ XAC 8-30	é	2050	LW.	ERRCNT			
1003*	41J01-21	1	16	A1JC1-C1	É	3050	:L 8K	GND			8
				~					SANTH C	BIT SYNC)	
				512	E CODE	= 10E	NT NC	1.			REV
110 46	ST LIDE		.e. •	10 1070		0001			сы	4-7504 10	F
n sone	ST WIRE	0.0466		IS 1070 1		8006	60		24-	A-759628	Г
										5	~

WIRE NC.	FRC# End	TERM	TO END	TERP	COLO 1TE		REF NODE	N D T E	REMARKS	R E V
254	A1J01-22	6	A2XAC9-11	6	3CSCL	W	TESTP5V			
295	ALJ01-23	6	A2XAC9-49	é	30SCL	W	TE STH5 V			
296	A1J01-24	6	A2XAC9-52		3 C SOL		TESTP15			
	A1J01-25		A2XACS-16		3 C S O L		TESTM15			
1008	A1J01-26	6	A2XA(5-(8	6	3050L	an i	ERRSIG	TW2-10	08	8
1008	A1J01-27	6	AZXACS-CS	6	30501	8K	ERRGND	TW2-10	CB	8
	A1J01-28		ALXACE-25				TSYNTST			-
402	A1J01-25	6	AZXACE-52		30SCL		MANSHPC			
254	A1J01-30	6	A2XAC8-50	6	30SCL	W	CMPATOC			
274	A1J01-21	6	A2XAC8-33	6	30SCL	W	ERRCUT	TW2-27	4	
274	A1J01-32	6	A274(E-28	6	30.501	PK	ERRGNO	TW2-27	4	
	A1J01-33		A2XAC7-13		3CSCL			TW2-40		
	A1J01-24	6	A2XAC7-37				SYNCGND	TW2-40		
406	A1J01-25	6	A2XAC7-52	6	30 SCL	W.	COMPEKE	TW2-40	6	
406	A1J01-36	6	A2 XAC 7-37	6	30SCL	BK	CCMPGND	TW2-40	6	
1014	A1J01-37	6	A23A18-25	•	30 SCL	u	RSYNTST	Tw2-10	14	8
	A1JC1-38	-	A2XA18-20				RSYNGND	TH2-85		8
	A1J02-01	6	A1 JC2-40		26SCL					8
61	A1J02-01	6	A1J03-C1	6	26 SCL	8K	GND			8
165	A L J O 2- C 2	6	AZXACE-22	٤	30SCL	W	DIFENCC			
167	A1J02-03	6	A2XACE-14	4	30SCL	La la	DIFDECT			
	A1J02-C5		A2XAC4-15		3C SCL		ENCLKRC			
	A1J02-CE		A2XA04-16		3CSOL		ENSTORC			
	A1J02-C7		AZXALC-45		30 SOL		AUCALM1			8
7 6 6	A1JC2-C8	6	A2XA1C-47	6	30 SC L	W	AUDAL 42			
1052	A1JC2-C5	6	A1JC2-18	6	3CSCL	R	+5VDC			
	A1J02-1C		A27A1C-52	-	JOSCL		ALPRST			
	A1J02-11		A2XA10-46		3CSCL		THERMO			
	A1J02-12		A1J02-18		30 SOL		+5VDC			
67	A1J02-12	6	A1J02-22	6	30 SCL	R	+5 VDC			
178	A1J02-17	4	A2XA1C-12	*	30501	4	RXBSLOL			
	A1J02-18	_	ALJC2-C9		JOSCL		+5VDC			
	ALJ02-18		A1J02-12		305CL		+5VDC			
	A1J02-18	6	A1JC2-20	-	30SCL					
	ALJC2-2C		AIXAC1-02		E-20		+5VDC			В
1 🛥	A1J02-20	7	A1JC2-1E	1	30SCL	P	+5VDC			
	A1J02-21		A2XA1C-22				RXFAIL			
	A1J02-22		A1J02-12		30SCL		+5VDC			
	A1J02-22		A1J02-24		3C SCL		+5 VDC			
	A1J02-23				30SCL		TXBSFL			
_ •• =		-		-						

					SIZE	CODE IDENT NO.	(SYNTH & BIT SYNC)	REV
HIGHEST	WIRE	NUMBER	15	1070	A	80063	S.M−A−759628	F

WIRE AC_	FRCP End	TERM	ENC	TO	TERM	COLO ITE		REF NODE	N D T E	REMARKS	R E V
80#	A1J02-24	6	A1J02-	22	6	30 SCL	8	+5VDC			
91	A1J02-24		A1J02-			30 SCL		+5VDC			
\$66	A1J02-27	6	A2XA1C	- 03	6	30SGL	W	TXFAIL			B
567	A1J02-2E	6	A1J02-	30	é	3CSOL	R	+5 VDC			8
91 *	A1J02-3C	6	A1J02-	24	6	30 SCL	R	+5VDC			-
\$67 *	A1J02-30	6	A1JC2-	28	£	30 SCL	R	+5 VDC			8
	A1J02-3C		A1JC2-		6	30 SCL	R	+5 V D C			-
	A 1 J 0 2- ? 1	6	A2)A(S	-51	É	30SCL	W	CLKZER			
	Alj02-32	6	A1JC2-	34	6	30 SCL	R	+5VDC			
314 /	A1J02-33	6	A2XAC9	-57	£	30SGL	W	CLKCNE			
	A1J02-34	6	A1J02-	32	ŧ	30 SC L	R	+5 VDC			
	A1J02-34		A1JC2-			30 SCL		+5VDC			
	1J02-35		A2XAC9			3CSOL		DATZER			
	ALJ02-36		A1JC2-	-	-	30 SOL		+5VDC			
107.1	1102-36	6	41JC2-	38	6	30 SCL	R	+5 VDC			
	1102-37		A27405			30SCL		CATCNE			
	1102-38		A1J02-			30 SCL		+5VDC			
	1J02-3E		A1J02-			30SCL	-	+5 VDC			
	1J02-4C		A1J01-			26 SCL					8
02 44	1302-40	6	A 1J02-0	10	6	26 SC L	BK	GND			8
	1J03-C1	6	ALJCZ-)1		26SCL					8
	1103-01		A1J03-1		6	2650L	ВK	GND			-
	1303-02		AZXAZ4-		7	30SEL	R	+5VDC			8
	1103-03		A2XA23-			30SCL		R10-100K			
1002	1103-04	6	A2XA23-	-06	6	30 SCL	I R	R1-10M			8
1001 4	1303-05	6	A2XA23-	- C 5	ŧ	3CSCL	5	R 100K- 1M			e
841 4	1103-06		AZXAZ4-			30 SOL		RO-COM			•
938 🖌	1303-07	6	AZXAZ4	- 65		30SCL		RX9-0-1			
	1 J 03- C 8	6	A2XA24-	-25	é	30SOL	W	RX 9-0-2			
540 A	1J03-09	6	A 2X A 2 4-	-27	6	30SCL	W	RX9-0-4			
	1JC3-1C	6	A 2 X A 2 4-	. 66	6	3 C SCL	W	RX9-0-8			
	1303-11	6	A1 JC3-0	າ	ć	26 SCL	8K	GND			
	1303-12		A Z XA 2 4-		6	3 C SOL	h	R1-COM			
	1J03-12		A2XA24-			30 SCL		RX9-1-1			
543 A	1 J C3- 14	6	AZYA24-	-30	6	30 SCL	W	9×9-1-2			
	1J03-15		AZXA24-		6	3C SCL	ÌN	RX 5-1-4			
	1 J 03-1 E		A2×A24-			30SCL		RX9-1-8			
	1 J 03-17		A2XA24-			30SCL		R2-COM			
	1303-18		A2XA24-			3CSCL					
E70 A	1 J 03-15	6	\$2X\$24-	C 8	6	30SCL	h	RX9-2-2			
										•• ••• •	
				SIZE	CODE	IDENT	NC		6 3 MIN	IT SYNC)	REV
								-			
HIGHES	T WIRE NUM	BEB I	S 1070	۵		80063			S M- A	-759628	F

			•		60 101			N		R
WIRE NC.	FFCH END	TERM	TO ENC	TERM	COLOF LTE		REF NODE	D T	RE MARK S	E V
	2.00				••••			E		
646	A1J03-20	6	A 2XA 24-44	6	30 SCL	Ŀ	RX9-2-4			
	A1J03-21		A2XA24-42		3CSCL		RX9-2-8			
	A1J03-23		A2XA24-51	-	30SCL		R3-COM			
	A1J03-24		A2XA24-05		3CSCL		RX9-3-1			
	A1J03-25		A2XA24-43		30SCL		RX9-3-2			
••••		•		_			_			
£75	A1J03-26	6	A2XA24-54		30 SOL		RX 9-3-4			
	A1J03-27		A 2XA 2 4- 56		30SCL		RX9-3-8			
	A1J03-23		A2XA24-52		30 SOL		R4-CCM			
	A1J03-34		A2XA24-58	-	30SCL		RX9-4-1			
878	A1J03-35	6	A2XA24-47	é	30 SOL	М	RX 5-4-2			
879	A1J03-36	6	A2XA24-10	6	30SCL	L	RX9-4-4			
	A1J03-37		A2XA24-22		30 SCL		RX9-4-8			
	A1XA01-01	6	A1 JC1-16		30SCL		GND			8
3	A1XA01-C1	11	8US-3	11	BLS		GND			
8	A1XA01-C2	11	8LS-E	11	BUS		+5VDC			
			A		20501	١.	T Y003 1			
-	A1XA01-C3		A1XAC2-65		30 SCL		-			
	AIXA01-C5		A2J01-24		30SCL 30SCL		TX9-3-1 TXPD2-8			
-	A1XA01-CE		A1XAC2-69 A1XAC2-32				TXPD2-0			
	A1XA01-C7 A1XAC1-C8	_	A2J01-19		30 SCL		TX9-2-2			
[7	AINAUI-(0	0	A2JU]-19	Ŭ	JUJUL	-	1 × 3-2-2			
624	A1XA01-05	6	A17402-68	£	30SCL	¥	TXP02-4			
30	ALXA01-10	6	A2J01-36	6	30 SCL	W	TX9-4-4			
631	A1XA01-11	6	A1XAC 2-60	٤	30SCL	W	TX PD4-2			
582	A1XA01-12	6	A1XAC2-33	6	30 S C L	₩	TLDPGM			
£28	A1XAC1-13	6	A 1 X A C 2- 66	6	30SCL	M	TX PD3-4			
4	A1XA01-14		A2J01-06	4	30SCL	u	TO-COM			
	AlXAUL-15		A2JC1-12		30 SOL		T1-COM			
	A1XA01-21		A1X402-61		3CSCL		1XP04-8			
	A1XA01-22	-	A2JC1-37		30 SOL		TX9-4-8			
	A1XA01-23		A2JC1-17		30 SCL		T2-COM			
		-		-						
611	A1XA01-24	6	A1 XAC 5-12	-	30SCL		TXMX4			
	AIXA01-25		A2JC1-C8		30 SCL		T X 9-0-2			
	A1XA01-26		A 1 X A C 2-14		3CSCL		TX PD0-2			
	A1XA01-27		A2 J01-09				TX9-0-4			
619	A1XA01-28	6	A1×AC2-63	6	30 SCL)n	TXPD1-2			
425	A1 XA01 - 29	6	A1XAC2-23	4	3050	la l	TXPD5-2			
	A1XA01-20		A2J01-14		3 OSOL		1×9-1-2			
	A1XA01-21	6	A1XAC2-57							
-	A1XA01-22	6	A 1 XA C 2- 57 A 1 XA C 2- 62	ě	3CSCL	W	TX PD1-8			
		6	A1)A(2-28	6	30 SCL	h	TXPD1-1			
							ſ	SYNTH 5	BIT SYNC)
			SIZ	E COD	E IDEN	T N	-	φτι γ τιτ Ο		REV
										-
HIGH	ST WIRE NU	IMBE R	ES 1070 A		80063			2 M-	-A-759628	F
									CHEST	12

							N		R
WIRE NO.	FRC P END	TERM	TO ENC	TERM	COLOR ITEM	REF NODE	C T	REMARKS	E V
nu.	ENU	1680	ENL	ICAP	****	NODE	É	NE THAN 3	•
	A1XA01-25	-	A1XA(2-59		30SCL W	TXPD5-1			
	A1XA01-37		BLS-3		BUS BUS	GND +5VDC			
	A1XA01-3E A1XA01-35		BUS-E A 1 XAC 2-67		BUS BCSCL W	TX PD2-1			
	A1XA01-41		A2JC1-18		30SOL W	TX9-2-1			
10	ATVANT AT	Ū		÷	2030E W				
26	A1XA01-42	6	A2JC1-21	6	30SCL W	TX9-2-8			
23	ALXAOL-43	6	A2JC1-25	6	305CL W	TX9-3-2			
	A1XA01-44		A2JC1-2C		30SCL W	TX9-2-4			
	A1XA01-45		A1XA02-30		3CSCL W	TX PD 3-2			
613	A1XA01-46	6	A1XAC5-11	ć	30SOL W	TXMX1			
29	A1XA01-47	4	A2JC1-35		30 SCL W	TX9-4-2			
	A1XA01-48		A1xAC2-25		3CSCL W	TXPD4-4			
	A1XA01-11		A2JC1-23	-	30 SCL W	T3-CCM			
	A1XA01-12		A2J01-33		30SCL W	T4-COM			
24	A1XA01-54		A2JC1-26	6	305CL W	TX 5-3-4			
	A1xA01-55		A1)AC2-31		BOSCL N	TXPD3-8			
	A1XA01-56	6	A2J01-27		3CSCL W	TX9-3-8			
	A1XA01-57		A1x402-24	-	3CSCL W	TX PD4-1			
	A1XA01-58		A2JC1-34		30 SCL 🖌	TX9-4-1			
610	A1XA01-55	6	A1xAC 5-15	£	308CL W	TXMX8			
417	A1XA01-6C	6	A178C5-14	4	30SCL W	TXMX2			
	A1XA01-61		A1XAC2-58		BOSCL W	TXPD5-4			
	A1XA01-62		A1XAC 2-15		3CSCL W	TXPD0-4			
	A1XA01-63		A2JC1-15		3C SOL H	TX9-1-4			
	A1XA01-64		A 1XA02-27		30SCL W	TXPD1-4			
	A1XA01-65		A2J01-C7		30SCL W	TX9-0-1			
	A1XA01-66		A2 JC1-10		30SCL W	TX 9-0-8			
	A1XA01-67		A1XAC2-16		3CSCL W	TXPD0-8			
	A1XA01-68		A2 J01-16		30SCL W	TX 5-1-8			
13	A1XA01-69	D	A2J01-13	C	30SCL W	TX9-1-1			
637	A1XA01-71	6	A 1XAC 2-22	é	30SCL W	TXPD5-8			
3	A1XA02-C1	11	BUS-3	11	BUS	GND			
8	A1XA02-C2	11	8LS-E	11	BLS	+5VDC			
575	A1XA02-C3	6	A2JC1-03	é	30SCL W	T10-100K			
1010	AlxAC2-C5	6	A2JC1-C5	6	30SOL 🕷	T100K-1M			8
			15 01 64		30601	T1.104			8
	A1XA02-C6		AZJCI-C4 ACAPTER 5				CUAX		6
	ALXAC2-C8		ACAPTER 5				COAX		
-			ACAFTER 5				COAX		
			A1XACI-26		30SCL W		60-7		
		-		-					
			c • •				YNTH & 8	IT SYNC)	REV
			512	C UUU	E IDENT N	-			N E V
HIGHE	ST WIRE NU	MBER 1	15 1C70 A		8C0 € 3		SM-A	-759628	F
								5.45 F	
								SHEET 13	>

W IRE NC.	FRCP End	TERM	TO En C	TERM	COLOR I TEM	REF NODE	N O T E	REMARKS	R E V
616*	A1XA02-15	6	A1XA01-62	6	30SCL 🕷	TX P 00-4			
617*/	A 1 XA 02- 16	6	A1 XAC 1-67	£	30SCL W	TXPD0-8			
637*/	A1XA02-22	6	A1XA01-71	é	3CSCL W	TXP05-8			
	A1XA02-23		A1XA01-29		3CSGL W	TX PD5-2			
630*	A1XA02-24	6	Alxaci-57	é	30SCL W	TXP04-1			
632*	A1XA02-25	6	A1XAC1-48	6	30SCL W	TXPC4-4			
	A1XA02-27		A1×AC1-64		JOSCL W	TXPD1-4			
618#	A1 XAO2 - 28		A1XAC1-33		JOSCL W	TXPD1-1			
627*/	A L XA 02 - 30		A1XAC1-45		BCSCL W	TXP03-2			
629*	A1XA02-31	6	A1XAC1-55	6	305CL W	TXPC3-8			
417.4	A1XA02-32	4	A1×4C1-C7			14003 3			
	A1XA02-33		A1XAC1-12		305CL W 305CL W	TXPC2-2 TLDPGM			
	ALXA02-25		A1XACE-21		BOSCL W	TSAMP			
	ALXA02-37	-	BLS-3	-	BUS	GND			
	A1XA02-38	_	BLS-E		BUS	+5VDC			
	1XA02-29		A1XAC5-27	-	20SGL W	T10100KT			
	1XA02-41		A1XAC5-30 A1X4C5-31		30SCL W	TIJOKINT			
	ALXA02-42 AlXA02-43	-			30SCL W 188 SHLD	T1-10MT	C 0 4 7		
	1XA02-44			5 14		GNU 145MA	CUAX		
J+J+/	17405-44	14		5 14	100 ÇIK	AUCE			
545#/	1XA02-45	14	ACAPTER 54	5 14	188 SHEC	GND	COAX		
614#/	1 XA 02 - 57	6	A1XA01-31	6	30SCL W	TXPD0-1			
636#/	1XA02-58	6	A1 XAC J-61	£	30SCL W	TXPD5-4			
-	1XA02-59		A1XAC1-35		30 SCL 🕷	TX PD5-1			
631*4	1XA02-6C	6	A1×A01-11	6	BOSCL W	T X PD4 - 2			
633#4	1XA02-61	6	A1 XAC 1-21	e	30SCL W	T XP 04 8			
621#4	1XA02-62	6	A1XA01-32	6	30SCL W	TXPD1-8			
619*/	1XA02-63	6	A1XA01-28	é	30SCL W	TX PD1-2			
	1XA02-65	-	A1×A01-03		30SCL W	TXPD3-1			
628*4	1 XA 02 - 66	6	A 1XAO 1-13	6	3CSCL W	TXPD3-4			
627#A	1XA02-67	6	A 1 XAC 1-39	4	3CSCL W	TX PD2-1			
	1XA02-68		A1 XAC1-C9		305CL W	TXPD2-4			
625#4	1XA02-69		A1X401-C6		JOSEL W	TX PD2-8			
8 /	1XA03-C2	11	8L 5-E	11	BUS	+5VDC			
568	1 XAC3-C4	11	81S− ≤€8	11	els	-5VDC			8
£10±4	1XAC3-(6	14	ACAPTER 510	1 1 4		CND	COAX		
	1XA03-C7		ACAPTER 510	-			COAX		
	1 XA03-(8		ACAPTER 510				COAX		
	1XA03-14		A1 XAC 5-28		30SCL W		TW2-512		
512 4	LXA03-15	6	A1XAC 5-29				TW2-512		
					IDENT NO	-	YNTH & 31		REV
HIGHES	T WIRE NU	MBER I	S 1C7C A		80083		SM-A-	759628	F

SHEET 14

WIRE NO.	FRCM End	TERM	T(ENC	D TE	R Ħ	COLOR ITEN	REF NODE	N 0 T E	REMARKS	R E V
51	A1 XA03-17	11	8LS-#1		11	BLS	GND			8
	A1XA03-18		BL 5-52			BUS	GND			8
	A1XA03-19	11	BUS-55		11	BUS	GN D			8
	A1XA03-2C		A1XAC5-01		-		TTXLOGND	TW2-511		_
53	A1XA03-20	11	BUS-13		11	BLS	GND			B
511	A1XA03-21	6	A1%AC =- C7		6	30SCL W	TTXLO	TW2-511		
509*	A1XA03-31	14	ACAPTER	505	14	189 SHLD	GND	COAX		
5(9*	A1XA03-32	14	ACAPTER	509		• • • • • •	TSC45M	CCAX		
	A1XA03-23	-		509		188 SHLC		COAX		
318	A1XA03-36	11	805-318		11	BLS	+1 5VDC			
8	A1XA03-38	11	BL 5-8		11	BUS	+5VDC			
568	A1XA03-4C	11	BU S- 568		11	BUS	-5VDC			B
	A 1XA03-42			510		188 SHLD		COAX		
	A1XA03-43			510	-		TM LXO	COAX		
510*	A1XA03-44	14	ACAFTER S	510	14	168 SHLD	END	COAX		
51	A1XA03-53	11	8L S-51		11	BUS	GND			B
	ALXA03-54		BUS-52			BUS	GND			8
	A1XA03-55		EL 5-55			BUS	GND			8
-	A1X403-56		BUS-53			BLS	GND			8
509#	A1XA03-67	14	ACAPTER S	509	14	188 SFLD	GND	COAX		
	A1XA03-68	-		509			TSC45M	COAX		
	A1XA03-69	-	-	565		188 SHLD	GND	CUAX		
	A1XA03-72		PUS-318			BUS	+15VDC			
	A1XA04-C2		BUS-E			9LS	+5VDC			6 13
21	A1XAC4-17	11	865-53		11	805	GNO			Ø
52	A1XAC4-18	11	BU 5-52		11	BLS	GND			8
	A1XAC4-19	11	BUS-55			BUS	GND			B
	A1XAC4-20		3US-53			BLS	GND			8
	A1XA04-36		BUS-318			BLS	+15VDC			8
N .	A1XA04-38	11	BUS-E	1	11	BLS	+5VDC			8
	A1XAC4-53		8L S-51			BUS	GND			8
	A1XA04-54		BL 5-52			BUS	GND			6
	A1XAC4-55	_	BL 5-55			BUS	GND			8
	A1XA04-56	-	8LS-53		11	BUS	GND			8
318	A1XAC4-72	11	BUS-318		11	BUS	+15VDC			8
	A1 XA 05 - C 1		A 1X A C 2- 2 C				TTXLOGND	TW2-511		
	A1XA05-C2		3US-8	1		eus	+5VDC			
-	A1XAC5-(6	-	A1×A17-34			3CSCL W	TXSYNRT			
-	A1XA05-(7	-	A1XAC3-21		-	BOSCL W	TTXLO	TW2-511		
774	A1 XAC5-C 8	6	A1XA17-15		6	30\$CL W	TX SYNR C			
			(1 7		1 06	IDENT NO		итн 6 81	T SYNC }	REV
			512	נו		IUENI NU	1 e			RET
HIGHE	ST WIRE NUM	AREK I	S 1C7C A	•		80063		5,4 - 1-	759628	F

WIRE NO.	FRCP End	TER₽	TC ENC	TERM	COLOI ITEI		R E F NODE	N C T E	REMARKS	R E V
613*	A1XA05-11	6	A1 XAC1-46	6	30SCL	W	TX MX 1			
526	A1XA05-11	6	A1XA14-11		30SCL		TXMX1			
611+	A1XA05-12		A1XAC1-24		30SCL		TXMX4			
	A1XA05-12	-	A1)A14-12		30 SO L		TXMX4			
612*	AIXAU5-14	6	A1¥A01-60	ŧ	36SCL	W	TXMX2			
527	A1XAC5-14	6	A1XA14-14	ŧ	3CSCL	W	TXNX2			
	ALXA05-15	6	A1XAC1-59	6	30SOL	W	TX MX8			
529	A1XAC5-15	6	A1XA14-15	e	30SCL	14	TXMX8			
525	A1XA05-16	6	A2XACE-53	e	30SCL	W	TB S2RC			
51	A1 X A05 - 17	11	BUS-51	11	BES		GND			8
52	A1 X A05 - 18	11	8LS-52	11	BLS		GND			8
	A1XA05-19		ALS-55		BUS		GNÐ			8
53	A1 XAC5-20		8US-53	11	BLS		GN D			8
1009	ALXA05-23	6	AlxACE-22	é	3050L	M	TDUNP			В
576*	A1 XA05-27	6	A1XAC2-39	£	30 SOL	b	T10100KT			
520	£1 X A 05 - 27	6	A1XA14-27	6	30 SCL	k	T10100KT			
	A1XA05-28		A1XAC3-14		30SCL		TMIXD	TW2-512		
512*	A1 XA05-29	6	A1XAC3-15				TM1XDGND	TW2-512		
578*	A1XA05-30	6	A1XAC 2-41	E	3CSCL	W	TLOOKIMT			
521	A1XA05-30	6	A1×A14-30	٤	30SCL	h	T1CCK1PT			
580+	A1XA05-31	6	A 1XA (2-42	6	30 SCL	in i	T1-10NT			
	A1XA05-21		A1XA14-31		30SCL		T1-10MT			
-	A1XAC5-26		BL 5-218		BLS		+15VDC			В
	A1XA05-28	11	BUS-E	11	BLS		+5VDC			
51	A1XAC5-53	11	8LS-51	11	BUS		GND			8
52	A1XA05-54	11	8US-52	11	BUS		GND			8
	A1XA05-55		BUS-55		BUS		GND			B
	A1XA05-56		PL S-5 ?		BUS		GND			В
318	A1XA05-72	11	BUS-318	11	BLS		+15VDC			8
8	A1XA06-C2	11	8L 5-8	11	BUS		+5VDC			
51	A1XA06-17	11	BL 5-51	11	BLS		GND			8
	A1 XA06-18		BUS-52		BLS		CN D			8
	A1XA06-15		8US-55		8US		GND			8
	A1XA06-20		BUS-53		BLS		GND			8
	ALXAC6-21		A 1X AC 2-35		305CL	H	TSAMP			
534	A1XAC6-21	6	A1XACE-23	£	30SCL	ĸ	TSAMP			
	AI XAC6-22		A1XAC5-23		30 S OL		TOUMP			8
	A1XAC6-23		A1XAC (-21		30501		TSAMP			-
	A1XA06-25		A1JC1-28		30SCL					
	A1 XA06-25		ACAPTER 53	_				COAX		
					_	_	• •	YNTH & JI	T SYNC)	
			SIZI	E CODI	E IDEN1	r no].			REV
HIGHE	ST NIRE NU	MƏER I	IS 107C A		80063			S 4- A-	759628	F

WIRE NO.	FRCM END	TERM	ENC	TC TE	RM		LOR TEP	R EF NCDE	N O T E	REMARKS	R E V
5364	A1XA06-3C	14	ACAPTER	536	14	188	CTR	T45MVC0	COAX		
5364	▶A1XA06-31	14	ACAPTER	536	-		SHLD	GND	COAX		
75	Alxac6-34	11	8L S-75			BUS		-15VDC			
	A1XA06-36	-	868-318			eus		+15VDC			
8	81XA06-38	11	BL \$€		11	BUS		+5VDC			
		• •						CNO			•
	A1XAC6-53		PLS-51			BUS		GND GND			8 B
	A1XA06-54 A1XAC6-55		BUS-52 BUS-55			BUS BUS		GND			8
	A1XAC6-56		BUS-53			BUS		GND			B
	A1XA06-65		ACAPTER	536	_		SHLD		COAX		•
2.20				550		100		0.00	••••		
5 364	A1XAC6-66	14	ACAPTER	536	14	188	CTR	T45MVCO	COAX		
	A1 XA06-67	-	ACAPTER	-	_	-	SHLD		COAX		
75	A1XA06-70	11	BUS-15		11	els		-15VDC			
318	A1X406-72	11	BUS-318		11	eus		+15VDC			
51	A1XA07-17	11	BUS-51		11	eus		GND			в
								_			-
-	A1 XA07-18		8LS-52		-	8L S		GND			B
	A1XA07-19		3LS-55			BUS		GND			8
	A1 X A 07 - 20		BUS-53			eus		GND			8
	A1XA07-34	11			_	BUS		-15VDC			6 6
318	A1XAC7-36	11	BUS-318		11	el s		+15VDC			Ģ
51	A1XA07-53	11	8US-51		11	BLS		GND			8
	A1XAC7-54		BLS-52			805		GND			8
	A1XA07-55		BL 5-55			BUS		GND			8
	A1 XAC7-56		815-53			BUS		GND			8
75	AIXAC7-7C	ĩī	BLS-75		11	BUS		-15VDC			8
											-
-	A1XAC7-72		BLS-318			BUS		+15VNC			8
-	A1 XA C8 - C9		ACAPTER				SHLD		COAX		
	A1XAC8-1C		ACAPTER	543	-	-	-	TSCTCXJ	CDAX		
	A1XA08-11	-	ACAPTER		_	188	SHLD		CUAX CUAX		
3431	A1XAC8-12	Τ.4	ACAFTER	242	14	100	SHLU	GNU	LUAN		
5454	A1XA08-13	14	ACAFIER	545	14	188	C TR	T45MA	COAX		
	A1XA08-14		ACAPTER				SHLD		COAX		
51	A1XAC8-17		BUS-51	• • •		BLS		GND			8
52	A1 X A08 - 18	11	BUS-52		11	BLS		GNÐ			В
55	AIXAC8-19	11	BL S-55		11	BUS		GND			B
											•
	A1XAC8-2C		BUS-52	-		BUS		GND			6
	*A1XA08-21		ACAPIER				SHLC		COAX		
	A1XAC8-22		ACAPTER	544			SFLD	145M1X	CO AX CO A X		
	A1XA08-23		ACAPTER				SHLD		COAX		
. 20.		14	HUNFIER	, 50	1.4	TCO	JPC D	UNU	COMA.		
								•	SYNTH & 3	LT SYAC 1	
			9	SIZE C	CCE	E IDI	ENT NO	3.			REV
	EST WIRE NU	Maco	15 1676	A		800	4.2		4 - N 2	-759528	F
m 1 041 1	COT WINC NU	ייסנא ו	19 IL (L	A		c u U I			24	1 7 7 7 2 0	•

SHEET 17

¥IRE NO.	FRC# END	TERM	END	TC TEI	R M		.OR IEM	R EF NCDE	N O T E	REMARKS	R E V
536*	A1XAC8-3C	14	ACAFTER	536	14	188	CTR	T45MVCD	COAX		
536#	A1XA08-21	14	ACAPTER	536	14	188	SHLD	GND	COAX		
	AIXAC8-34		865-75			BUS		-15VDC			
	AIXAC8-36		865-318			BUS	6 H I O	+15VDC	COLY		
7417	A1 XA08-45	14	ACAPTER	743 /	14	100	SHLD	GNU	COAX		
543*	A1 XAC8-46	14	ACAPTER	543	14	188	C TR	TSCTCXO	COAX		
543*	A1XA08-47	14	ACAPTER	543	14	188	SHLD	GND	COAX		
545*.	Alxac8-4P		ACAPTER				SFLC		COAX		
	A1XA08-45	-	ACAPTER	545			- ·	T4 5 MA	CDAX		
545*	A1XA08- 50	14	ACAPTER	545	14	188	SHLD	GND	CCAX		
51	A1 XAC8-53	11	BLS-51	1	11	8L S		GND			8
	ALXAC8-54		BL 5-52			BUS		GND			8
55 .	A1XAC8-55	11	PUS-55	1	11	BLS		GND			6
	ALXA08-56		ëUS-52			BUS		GND			8
544*	\$1X4C8-57	14	ACAFTER	544	14	188	SHLO	GND	COAX		
	A1 XAC8-58	14	ACAPIER	544]	14	188	CTR	T45M1X	COAX		
	ALXAC8-59		ACAPTER				SHLD	GND	COAX		
\$36#	A1 XAC8-65	14	ACAFTER	536	14	188	SHLD	GNC	CCAX		
536*	A1 XAC8-66	14	ACAPTER	536)	14	188	CTR	T45MVCO	COAX		
536*	ALXAC8-67	14	ACAPTER	536	14	188	SHLD	GND	CUAX		
76	A1 YAC9_ 70		BUS-75	1		eus		-15V 0C			
	A1XAC8-70 A1XAC8-72		BUS-318			8US		+15VDC			
•	ALXA09-17		BUS-51			BUS		GND			8
-	A1 XAC9-18		615-52			BLS		GND			В
-	A1XAC9-15		815-55	-	-	BUS		GND			8
	A1XA09-20		8US-53		-	8US		GND			8
	A1XA09-34		BUS-75			BUS		-15VDC			8
	A1XA09-26		et 5-218			BUS		+15VDC			8
	ALXA09-53		8US-51 8LS-52			BUS BUS		GND GND			B
74	A1XA09-54		CU3-52		11	503		GNU			D
55	A1XA09-55	11	865-55	1	11	BUS		GND			B
53	A1XAC9-56		8US-53			8L S		GNE			8
	A1XA09-7C		BL 5-75			BUS		-15VDC			8
	A1 X AC9 - 7 2		BUS-318			BLS		+15VDC			8
510*/	A1XA10-C2	14	AE AP T ER	510 1	14	188	SHLD	GND	COAX		
510 # /	A1XA10-C3	14	ACAPTER	510 1	14	168	C T P	TM1X0	COAX		
510#	A1XA10-C4	14	ACAFTER				SHLC		CUAX		
	ALXALO-C5		ACAPTER				SHLD		COAX		
	AIXA10-CE		ACAPIER					R15M1X	COAX		
551 +/	A1XA10-C7	14	ADAPTER	551 1	[4	188	SHLD	GND	COAX		
			-			•		•	SYNTH & B	ET SYNC 1	
			S	SIZE CO	DDE	IDE	NT NO].			REV
HIGHE	ST WIRE NU	MBER I	S 1676	A		ecoe	3		5M-4	- 75 96 28	F

Change 1 B-18

SHEET 18

WIRE NO.	FRCM End	TERM	ENC	то Т Е	ER M		OR Tep	R E F NCD E	N O T E	REMARKS	R E V
5444	8)-01AX1A	14	ACAPTER	544	14	188	SHLD	GND	COAX		
5441	A1XA10-C9	14	ADAPTER	544	14	188	CTR	T45M1X	COAX		
5444	A1XA10-10	14	ACAPTER	544	14	188	SHLD	GND	COAX		
51	A1XA10-17	11	8L S-51		11	BUS		GND			8
52	ALXA10-18	11	BUS-52		11	8L S		GND			8
						0115		CNO			в
	A1XA10-19		8LS-55			BUS		GND GND			B
	A1XA10-20		BUS-53 BUS-75		-	BUS ELS		-15VCC			0
	A1XA10-34 A1XA10-36	~ -	BUS-15 BUS-318			EUS		+15VDC			
	A1XA10-38		ACAPTER	510			SHLD		COAX		
		• •							-		
5104	A1XA10-35	14	ACAPTER	510		188		TNIXO	COAX		
5104	A1XA10-4C		ACAPTER				SELD		COAX		
5514	A1XA10-41		ACAFTER	551		188			COAX		
	A1XA10-42		ACAPTER	551		168	-	R15M1X	COAX		
5514	AIXA10-43	14	ACAPTER	551	14	188	SHLD	GND	COAX		
544 \$	A1XA 10-44	14	ADAPTER	544	14	188	SHLD	GND	CCAX		
-	A1XA10-45		ACAPTER	544	-	188		T45M1X	COAX		
	A1XA10-46	-	ACAPTER	544	14	188	SHLD	GND	COAX		
51	A1XA10-53	11	865-51		11	BUS		GND			В
52	A1XA10-54	11	815-52		11	8US		GND			В
		• • •	01-5-55			8US		GND			8
	A1XA10-55		8US-55			BUS		GND			8
-	A1XA10-56		BUS-52 PLS-75			BUS		-15VDC			U
	A1XA10-70 A1XA1C-72		ALS-318			BLS		+15VDC			
	A1XA11-15		ACAFTER	551			SFLD		CUAX		
5514	A1XA11-16	14	ACAFTER	551	14	168	CTR	R15M1X	COAX		
551 (AIXA11-17		ACAPTER	551	-	-	SHLD		COAX		
51	A1XA11-17	11	2U S-5 I		_	eus		GND			8
_	A1XA11-19		BUS- 52			965		GND			6
55	A1XA11-15	11	RUS-55		11	BUS		GND			в
162*	A1XA11-20	14	ACAPIER	162	14	168	SHLD	GND	COAX		
	A1XA11-20	11	BU \$-53		11	BUS		GND			8
1624	A1XA11-21	14	ACAPTER	162	14	188	CTR	TVCCNT	COAX		
1624	A1XA11-22	14	ACAPTER	162	14	189	SHLD	GND	CUAX		
501	A1XA11-26	6	A1XA15-	20	ć	3050	CL EK	TBSBGND	TW2-501		
601	A1XA11-27	4	A1×A15-	20	4	310	CL W	185855C	TW2-501		
	A1XA11-27		ACAPTER	-			SHLD		COAX		
	A1XA11-3C		ALAPTER				CTR		COAX		
	A1XA11-31		ACAFTER		-		SHLD		COAX		
	A1XA11-34		BLS-15	101		eus	5.20	-15VDC			
								•	SYNTH & 31	T SYNC)	
			:	SIZE C	:001	E ID	ENT NO	D.			REV
HIGH	ST WIRE NU	MBER	IS 1070	۵		8006	53		S.M A	759628	F
									-	•	-

WIRE NC.	FRCP END	TERM	ENC	TC T	ER M		LOR Tem	REF NODE	N D T E	REMARKS	R E V
	A1XA11-36		8LS-318			BLS		+15VDC			
	A1XA11-51		ACAPTER				SHLD		COAX		
	A1XA11-52		ACAPTER			188	-	R15M1X	COAX		
	A1XA11-52 A1XA11-53		ADAPTER BLS-51	221		BUS	SHLD	GND	CUAX		•
21	AIXAII-:3	11	NL 3-51		11	003		GAD			8
#2	A1XA11-54	11	BLS-52		11	8 L S		GND			8
	A1XA11-55		BUS-55			BLS		GND			B
	A1XA11-56		ACAPTER	162			SHLD		COAX		-
	A1XA11-56	11	8US-53			BUS		GND			8
162 *	A1XA11-57	14	ACAPTER	162	14	183	CTR	TVCONT	COAX		
	A1XA11-58		ACAFTER		-		SHLD		CDAX		
	A1XA11-65		ACAFTER				SFLD		COAX		
	A1XA11-66		ACAPTER		_	188		TVCD	CDAX		
	A1XA11-67		ADAFTER	16 1	-		SFLD	÷ · ·	COAX		
15	A1XA11-7C	11	86S-75		11	BUS		-15V DC			
318	A1XA11-72	11	BUS-218		11	8LS		+15VDC			
	A1XA12-C2		805-34			BUS		+5VDC			в
	A1XA12-C4		BUS- E3			9LS		-5VDC			8
	A1XA12-CE		A1XA14-2	8		-	L W	TSCMO			U
	A1XA12-10		ACAPTER				SHLD		CCAX		
					•						
543#/	A1XA12-11	14	ACAFTER	543	14	188	C TR	TSCTCXO	COAX		
	A1XA12-12		ACAFTER	543			SHLD		COAX		
	A1XA12-17	-	BUS-€1			BLS		GND			В
	A1XA12-1P		8L 5-52			BUS		GND			8
55 /	A1XA12-19	11	86S-55		11	8US		GND			8
67	A1 XA12-20	11	805-53		• •	8L S		GN D			8
	AlxA12-27		ACAFTER	F 0.0			SHLC		COAX		o
	ALXA12-28		ACAFTER			188		TSC 45M	COAX		
•	A1XA12-25	-	ACAPTER		_	-	SHLD		CUAX		
	A1XA12-34		BUS-75	207		eus	0.720	-15VDC			8
											-
318	ALXA12-36	11	ALS-318		11	BLS		+15VDC			8
	A1XA12-38		86S-34			BUS		+5VCC			В
83 /	A1XA12-4C		8L5-E3					-5VDC			8
	A1 XA12-46		ACAPTER						COAX		
543*,	A1X\$12-47	14	ACAPTER	543	14	188	C TR	T SC TC X O	COAX		
E / 7 +	A1XA12-4E	1.4	ACAFTER	643	14	100	SHLD	C N D	COAX		
	A1XA12-46		PLS-51	743		100 915	SPLD	GND	CUAX		9
	A1XA12-55		BLS-52			BUS		GND			8 8
	ALXA12-55		BLS-52 BLS-55			BUS		GND			ß
53	A1XA12-56	11	BLS-53			BUS		GND			8
											-
					_		_		SYNTH & P	IT SYNC)	
			S	IZE C	008		ENT NO).			REV
	ST WIRE NU		10.20	٨		0004			- -	-759528	F
n 1685	J		1.3 1.16	LA LA		8008			2 1	-134360	r

SHEET 20

₩IRE NO.	F R C M En d	TERM	ENC	TC TERM	CCLOP Item	REF NODE	N O T E	REMARKS	R E V
5094	ALXA12-63	14	ACAFTER	509 14	188 SHLD	GND	CCAX		
	A1XA12-64		ACAPTER	509 14		TSC45M	CCAX		
	A1XA12-65	-	ACAFIER		188 SHLD	-	COAX		_
-	A1XA12-70		BUS-15		BLS	-15VDC			B
218	A1XA12-12	11	8LS-318	11	BUS	+1 5VDC			8
34	A1XA13-C2	11	8US-34	11	BLS	+5VDC			8
75	A1XA13-34	11	BUS-75	11	BUS	-15VDC			8
	A1XA13-36		BL 5-218	_	BUS	+15VDC			8
	A1XA13-28		965-34		BLS	+5VDC			B
75	A1XA13-7C	11	ELS-75	11	BUS	-15VDC			8
218	A1XA13-72	11	BLS-318	11	BLS	+15VDC			8
• •	A1XA14-C1		A1>A14-C		30SOL BK	-			B
	A1XAL4-C1		BL 5-57		BUS	GND			В
	A1XA14-02		BL 5-34		BUS	+5VDC			
5634	A1XA14-C7	6	A 1XA 1 4-0	1 6	30SCL BK	CSTBCK			8
566	A1XA14-(8	6	A1XA21-1	6 É	3CSCL W	TX SYNTR			
5261	AIXA14-11	6	A1 XAC5-1	1 6	30SCL W	TXMX1			
528	A1XA14-12	6	A1XACE-1		3CSCL W	TXMX4			
5274	A1XA14-14		A1 XAC 5-1		30SCL W	TXMX2			
5294	MALXA14-15	6	A1XAC -1	5 6	305CL 1	8 XMXT			
520×	A1XA14-27	6	A1XAC 5-2	76	305CL N	T 10 100 KT			
-	41XA14-28		A1XA12-C		30 SOL W	TSCMO			
5214	A1XA14-3C	6	A1XAC -3	с <u>е</u>	30SCL 🕷	TIOOKINT			
5221	A1XA14-31	6	ALXAC5-3		30SCL W	T1-10MT			
75	A1XA14-34	11	BLS-75	11	2 U S	-15VDC			8
318	A1XA14-36	11	BUS-318	11	ELS	+15VDC			8
57	A1XA14-37	11	8US-57	11	BUS	GNO			8
	A1XA14-28		805-34		BUS	+5VDC			_
	A1XA14-70		BUS-75		BUS	-15VDC			8
318	A1XA14-72	11	RLS-218	11	BLS	+LSVDC			8
57	A1XA15-C1	11	BU 5-57	11	8LS	GND			8
34	A1XA15-C2	11	6L S-34	11	BUS	+5VDC			
486	A1XA15-C6	6	AIXAI6-C	3 3	30SCL W	TDAC-1			
	A1XA15-C7		∆1XA1€-2	-	30SCL 1	TCAC-2			
483	#1XA15-CE	6	A1>A1+-0	7 E	305CL W	TDAC-3			
484	A1XA15-C5	6	A17A16-1	1 6	30SCL W	TCAC-4			
485	A1XA15-10	6	A1XA16-1	4 E	3CSCL W	TEAC-5			
481	A1XA15-11		A17A16-3		30SOL W	TDAC-6			
	A1×A15-12	-	A1XA16-6		30 SCL N	TEAC-8			
480	A1XA15-13	6	A1×416-3	3 (30SCL W	TDAC-7			
			2		E LOENT NO		SYNTH &	BIT SYNC)	REV
			-			-	.		
нтене	ST WIRE NU	MBER	IS 1070	Δ	800€3		<u>5 M</u> -	A-759628	F
								SHEET 2	1

SHEET 21

WIRE NC.		TERM	TO ENC	TERM	COLDI ITE		REF NODE	N O T E	REMARKS	R E V
	A1 X A 15 - 15	_	A1XA16-31	-	30 SCL		EACCLK			
501	*AlXA15-2C	6	A 1 X A 1 1-26	-			TBSBGND	Tw2-501		
	*A1XA15-28		A1XA13-27		3 C SC L	h	TBSBSSC	TW2-501		
	A1XA15-34		els-75		BUS		-15VDC			
318	A1XA15-36	11	8LS-318	11	BLS		+15V0C			
57	ALXA15-37		BUS-57		eus		GND			8
	A1XA15-38		8LS-24		905		+5VDC			
•	A1XA15-70		BU S- 75		ELS		-15VDC			8
	A1XA15-72		BLS-218		BUS		+15VDC			
57	A1XA16-C1	11	8LS-57	11	BUS		GND			
	A1XA16-C2		dL S-34		3US		+5VDC			
	*A1XA16-C7		A1XA15-C8		30 SCL		TC 4C-3			
	*A1XA16-CE		A1XA15-C6		30SCL		TCAC-1			
	##1XA16-11		A1XA15-C9	-	30 SCL		TCAC-4			
485	*A1XA16-14	0	A1 ¥A 15-10	ť	30 S C L	M	T C AC5			
471	A1XA16-15	6	A1XA16-16	£	3CSCL	W	LEMSBT			
471	#A1XA16-16	6	A1XA16-15	6	30 SOL	h.	LFMSBT			
470	AIXA16-16	6	A1 XA 16-17	ć	3CSCL	W	LFMSBT			
470	#A1XA16-17	6	A1XA16-16	6	30SCL	h	LEMSBT			
469	A1XA16-17	6	A1×A17-23	6	3CSCL	h	LFMSBT			
468	A1XA16-18	6	A1X#17-24	£	3CSCL	W	LETRANT			
482	#A1XA16-20	6	A1XA15-C7	6	30 SCL		TOAC-2			
472	A1XA16-24	6	A1XA17-36		30SCL		LPFCLKT			
481	#A1XA16~3C	6	A1XA15-11	-	30SCL		TCAC-6			
495	*#1X#16-31	6	A1XA15-15	6	30 SCL	W	EACCLK			
467	A1XA16-31	6	A1XA17-35	6	305CL	¥	CACCLK			
	#A1XA16-23	6	A1XA15-13	é	30SCL	¥	TCAC-7			
	A1XA16-37		BUS-57	-	BUS		GNC			
	41X416-35		BL 5-34		BUS		+5VDC			
477	A1XA16-66	6	A1XA17-14	6	305CL	1	LEUNDRT			
479	*A1 XA16-68	6	A1XA15-12		305CL		6-34 3T			
	A1XA16-65	-	A1XA17-25		30 SCL	×	LFCVERC			
	#1XA17-C1		8US-57		BUS		GND			
	A1XA17-C2		BU S-34		BUS		+5VDC			
228	A1×A17-C8	6	A2XA(7-23	6	305CL	W	TBSDATT			
	A1XA17-C9	-	A2XA(E-42		30SCL		TESDATC			
	A1XA17-12		A2×AC4-26		30SCL		TXBSDTT			
	#A1XA17-14		A1)A16-66		30SCL		LFUNDRT			
	#A1XA17-15		A1XAC - CE		3C SCL		TX SYNR C			
452	A1XA17-15	6	A2 XA (E- C9	6	30SCL	M	TXSYNRC			
							ſ	SYNTH & 3	IT SYNC)	

			SIZE C	ODE IDENT NO.		REV
HIGHEST WIRE	NUMBER IS	1670	A	60063	54-2-759628	F

WIRE NO.	FRCM End	TERM	TO ENC	TERP	COLCI ITE		REF NODE	N O T E	REMARKS	R E V
466	A1×A17-17	6	A2XA10-28	6	30 SCL	•	TBSLOLC			
469*	A1XA17-23	6	A1XA16-17		3CSCL		LFMSBT			
	A1XA17-24		A1XA16-18		30SCL		LFTRANT			
	A1XA17-25		A1XA16-69		30\$CL		LFOVERC			
7.52.4	A1XA17-34	0	A1XA(5-C6	c	30SCL	M	TXSYNRT			
451	A1XA17-34	6	A2)A(4-24	6	30SCL	let .	TXSYNRT			
467*	A1XA17-35	6	A1XA16-31	6	305CL	÷.	CACCLK			
460	A1XA17-35	6	A2>AC7-15	-	30SCL		CACCLK			
	A1XA17-36		A1XA16-24	-	30SCL)u	LPFCLKT			
57	A1XA17-37	11	BL 5-57	11	BUS		GND			
74	A1XA17-3E	11	81.5-24	• •	BIIC		+5V0C			
	A1XA21-C2		8U S-34 BU S-1 (49	-	BUS BLS		+5VDC			в
	A1XA21-(4		PL 5-1C6		aus		-5VDC			0
	A1 XA21-16		A17414-C8		30SCL	W	TXSYNTR			
81	A1XA21-17	11	BL 5-81	11	eus		GND			В
	A1XA21-1E		BL 5-86		BUS		GND			B
	A1XA21-19		BUS-ES		EUS	~~	GND			В
	A1XA21-2C A1XA21-20		A1XA21-215		26SCL BLS	R¥		SHEUR	PGT-384, INTC	
	A1XA21-20		BUS-82 A2JC2-15		265(L	L	GND Intclk+	STW2-	884	8 8
204	MINACI-11	Ŭ	#2302-1J	C	ZEJLL		LAIGERY	3184		U
385*	A1XA21-21\$	9	A1XA21-20	6	265CL	8K	GND	SHLD P	GT-384, INTO	LKS
	A1xA21-21\$		A2J02-15\$		ERAID			STW2-3		-
384	A1XA21-22		A2J02-16	é	26SCL	8K	INTCLK-	STW2-3	384	8
	A1XA21-23		A2XAC7-41	-	30SCL		INTCLKT			
1 (55	A1XA21-25	6	A 2XAC 3-C7	6	30 SCL	h	TXEATA			F
1084	A1XA21-31		402403-33		20001		NR ZDR+			F
-	A1XA21-31		A2XAC2-32 A2XAC2-30		305CL 305CL		NRZDR-			F
	A1XA21-38		BUS-1049	-	BLS	-	+5VDC			8
	A1X A21-4C		BUS-16		205		-5VDC			0
81	A1XA21-53	11	8L S-E1	11	ELS		GND			8
					_		_			
	A1XA21-54		BUS-EE	-	BLS		GND			8
	A1XA21-55		8U S- E 9		805		GND			8
	A1XA21-56 A1XA22-C2		8LS-F2 8LS-1C49	_	BLS BLS		GN D +5 VDC			8 8
	A1XA22-C4		BUS-1(6		eus		- 5VDC			þ
	PENELE VY		CQJ-1CQ	••	203		5000			
378	A1XA22-16	6	A1XA23-16	6	30 SC L	h	CATCUTT			
81 /	A1 XA22-17	11	8LS-81	11	BLS		GND			8
	A1XA22-18		BU S-EE		BLS		GND			B
	A1XA22-19		BUS-ES		BLS		GND			B
816	A1XA22-20	7	A1XA22-22\$	9	26 SCL	9K	GND	SHLD F	PGT-315	3
			SIZE	CODE	E IDENT	i ni		SYNTH &	BIT SYNC)	REV
HIGHE	ST WIRE NUN	BER 1	IS 1070 A		ECCE3			5 M-	A-759628	F
									5	2

WIRE NO.	FRC# END	TERM	TO ENC	TERM	CGLC		REF NODE	N 0 T E	REMARKS	R E V
	A1 XA22-20 A1XA22-21		BUS-E2 A2JC2-04		265CL	BK	GND AL TCUT-	STW2-8	15	8 8
	A1XA22-22	6	A2J02-C3		26 SOL		AL TOUT +	STW2-8		8
	A1XA22-225		A 1XA 2 2-20		26SCL			SFLD P		8
815	A1XA22-22\$	9	A2JC2-03\$	9	ERAID	SH	GND	\$TW2-8	15	
230	A 1 X A 22-23	6	A2X#C7-19	6	30SCL	lu	ALTOUTT			
	A1XA22-25		A1XA22-25		305CL		CLKOUTT			
	A1XA22-26	6	A27AC7-32	-	BOSCL		ALTCLKT			
	A1 X A22-30		A1XA22-315	-	26 SCL			SHLD P		8
374	A1XA22-31	6	A2JC2-33	é	26 SCL	W	ALTCLK+	ST#2-3	74	
8201	A 1XA 22-315	9	A1 X#22-30	ŧ	ZESCL	8K	GND	SHLD P	GT-374	8
374	A1XA22-215	9	42JC2-33\$		ERAID			STW2-3	74	
	A1X422-32		A2J02-34			BK	ALTCLK -	ST#2-3	74	
	A1 XA22-38		BL 5-1(49		BLS		+5VDC			B
106	A1XA22-4C	11	8LS-166	11	BUS		-5VDC			
81	A1XA22-53	11	805-61	11	eus		GND			8
	A1XA22-54		RUS-E6		BLS		GND			8
89	A1XA22-55	11	8L S-89	11	BUS		GND			8
	A1XA22-56		865-62		BLS		GND			8
1049	A1XA23-C2	11	BUS-1C45	11	BLS		+5VDC			8
106	A1XA23-C4	11	BL 5-106	11	eus		-5 VDC			
3784	A1XA23-16	6	A1XA22-16	6	30 SCL	W	CATGUTT			
	A1XA23-16	6	A 2XAC E- 66	£	30SCL	b	CATCUTT			
	A1XA23-17		BUS-E1		BUS		GND			B
86	A1 XA23-18	11	BUS-EE	11	els		GND			8
89	A1XA23-19	11	PL 5- ES	11	8U S		GNO			8
	A1XA23-20		A1XA23-22\$		26 SCL	BK		SHLD P	GT-835	В
	A1 X A23-2C		BLS-E2		BUS	• • •	GND			8
	A1XA23-21 A1XA23-22		A2J02-06 A2J02-05				CATOUT - CATCUT +	STW2-8		6
6 3 7	ALXA23-22	0	A2JU2-U3	C	26 SCL		LAILUIT	STW2-8	3 7	8
8364	A1 XA23-22\$	9	A1XA23-20	7	26 SC L	ВK	GND	SHLD P	GT-335	8
	A1XA23-225		A2J02-05\$		erai d			STH2-8	35	
	A1 XA23-23	-	A2XAC 7-24	-	3CSCL		BUFCUTT			
	A1XA23-25		A1XA22-25				CLKCUTT			
305	A1XA23-25	0	A2)A(6-50	c	30200	W	CEKCUTT			
367	A1XA23-26	6	A2XA(7-35	6	3CSCL		BCKCUTT			
840	A1XA23-30	-	A1XA22-31\$		26 SCL			SHLD P		8
	A1XA23-31	6	A2JC2-13	É			CLKCUT+	STW2-3	39	8
	A1XA23-315	9	A1XA22-20	e	26SEL		GND	SHLD P		6
839	A1XA23-31\$	5	A2JC2-135	9	8P A I D	24	GNU	STW2-9	24	
			SIZE	COCE	E IDENI			SYNTH & S	BIT SYNC J	REV

SM-A-759628 F

Change 1 B-24

HIGHEST WIRE NUMBER IS 1070 A 80063

						N	R
WIRE FR NC. END	TERM	TO ENC	TERM	CCLOR	REF	N T REMARKS	E V
NG. CNU	ICKM	ENL	ICRF	ITEM	NODE	E	v
839 ALXA23-		A2JC2-14	-	26SOL BK		STW2-839	B
1049 A1XA23-		BLS-1049	-	8US	+5VDC		8
106 A1XA23- 81 A1XA23-		BL 5-1C6 BL 5-E1		EUS Els	- 5VD C GND		8
86 A1XA23-		865-66		BUS	GND		8
			• •		GND		0
89 A1XA23-	55 11	BL 5-89	11	eus	GND		8
P2 A1XA23-		8LS-E2	11	BUS	GND		B
68 A2J01-0		A2J01-11		26SCL BK			
11 A2J01-0		h]-		-	GND		-
971 A2J01-0	2 0	A2 XAC 1-24	e	30SCL R	+5VDC		8
1072 A2J01-0	2 6	A2)A(2-C2	7	30SCL R	+5VDC	ICF	в
575*A2JC1-0	3 6	A1XA(2-C3		30SCL W	T10-100K		
1011#A2J01-0	4 6	A1XAC2-C6	6	3050L W	T1-10M		8
1010*A2JC1-C	5 6	A1XAC2-C5	6	3050L W	T100K-1M		B
6*42J01-C	é 6	A1×AC1-14	£	3CSCL W	TO-COM		
7*42.101-0	7 4	A1XAC1-65	4	3CSCL W	1×9-0-1		
639#A2J01-C		A1XAC1-25		30 SCL W	TX9-0-2		
9#A2J01-C		A1XAC 1-27		3CSCL W	TX9-0-4		
10+A2J01-1		A1 XAC 1-66		JOSCL W	TX9-0-8		
68+A2J01-1	-	A2JC1-01		ZOSCL BK	-		
293 A2JC1-1		A2J03-01		26SCL BK			
12*A2J01-1		A1XAC1-15	-	30SOL W	T1-COM		
13*A2J01-1		A1XA01-69		30 SCL W	TX9-1-1		
14#A2J01-1		A1 XAC 1-3C		30SCL W	TX9-1-2		
15#A2J01-1	5 0	A1XAC1-63	0	3 C SOL W	TX9-1-4		
16#A2JC1-1	6 6	A1XAC1-68	6	BOSCE W	TX9-1-8		
17##2J01-1	7 6	A1XAC1-23		JOSCL W	T2-COM		
18#A2J01-1	ε 6	A1XA01-41	6	30SCL W	TX9-2-1		
19#A2J01-1	56	A1>AC1-C8	£	30SCL W	tx9-2-2		
20+A2J01-2	C 6	A1XAC1-44	é	305CL 🖌	TX9-2-4		
26 #AZJ01-2	1 6	A1XAC1-42	4	30 SCL N	TX 9-2-8		
21+42301-2		A1 XAC 1-51		JOSCL W	T3-COM		
27 * # 2 J 0 1- 2	-	A1 XAC1- (5		30 SCL 1	TX9-3-1		
23+A2J01-2		A174C1-43		30SCL W	TX9-3-2		
74*A2J01-2	6 6	A1>AC1-54	é	30 SCL 🖌	TX9-3-4		
	-						
25 + A2 J01-2		41X4C1-56		30SCL H	TX9-3-8		
27*A2J01-3		A1>AC1-52		3CSCL W	14-COM		
28#A2J01-3 29#A2J01-3		A 1 XA C 1-58 A 1 XAC 1-47		30SCL W 3CSCL W	TX9-4-1 TX9-4-2		
30+A2J01-3		A1)A(1-10		JOSEL H	TX9-4-4		
			-				
						WHITH C STT CHUR 1	
		517F	CODE	IDENT N		(DAYS TIE 3 HTAY	REV
							~ ~ *
HIGHEST WIRE	NUMBER 1	IS 1070 A		80063		3 4-A-759628	F

- SHEET 25

								N		R
WIRE	FFCM		το		CELO	R	REF	0		Ē
NO-	END	TERM	END	T ER M	ITE		NODE		REMARKS	Ŷ
				-				E		•
	A2J01-37		A1XAC1-22		30 SCL		TX 9-4-8			
	A2J02-C1		A2J02-02\$		26 SCL			SHLD PGT 81	.5	
	A2JJ2-01		A2JC3-01 A]XA22-22		26SCL		GND	CT.1.3		•
	A2J02-C3 A2J02-C2\$		A1XA22-225		26 SCL BRAID		AL TOUT +	STW2-815 STW2-815		e
01)+	#2002-034	,	NI ~ # 2 2 - 2 2 3	7	CRAIU	211	GND	2145-913		
63#	A2J02-C21	S	A2JC2-C1	6	26 SCL	BK	GND	SHLD PGT 81	5	
815*	A2JC2-C4		A1XA22-21				AL TOUT-	STW2-815	-	8
A 35#	A2J02-C5		ALXA22-22		ZESCL		CATOUT+	STW2-835		8
835*	A2J02-055	9	A1XA23-225	5	EFAID	SH	GND	STW2-835		
64	42J02-051	, J	A2J02-11	£	26SCL	8K	GND	SHED PGT 33	5	
								_		
	A2J02-CE		A17A22-21			-	CATCUT-			8
	A2J02-C7		A2XA01-CS A2XAC1-10		30SCL		ICFIN75+			8
	A2J02-CE A2J02-11		A2JC2+C5\$		26 SCL		ICFIN75-	• TW2-1034 Shed Pgt 83	F	6
	A2J02-11		A2JC2-13\$		26 SCL			SHLD PGT 83		
		Ŭ	NEUVE 130	,	20.000	0	0.00		,	
118	AZJ02-12	6	AZJC2-155	5	26SCL	8 K	GND	SHLD PGT 38	4	
	A2 J02-12	6	A2JC2-175		26 SOL	-		SHLD PGT 67		
	A2J02-13	6	41X423-31	6	26 SCL	W	CLKOUT+	STW2-839		8
839 *	A2J02-12\$	9	A1XA23-315	9	ERAID	SH	GND	STW2-839		
117*	A2J02-13\$	9	A2J02-11	E	26 SCL	8K	GND	SHLD PGT ES	9	
						• • •				-
	A 2J C2-14		A1XA22-32				CLKCUT-	STW2-839		8
	A2J02-15		A1XA21-21		26SOL		INTCLK+	STW2-384		8
	AZJO2-15\$ AZJO2-15\$		A 1XA2 1-215 A2JC2-12		8 RAID 26 SCL			STW2-384 SHLD PGT 33		
	A2J02-16		A 1 XA 2 1-22				INTCLK-	STW2-384	*	е
2		Ŭ	electi fr			UN	THICEN	3146 364		L
E72 1	A2JC2-17	6	A2X4C 4-33	é	26SCL	H	INCLK+	STW2-672		
69#/	A2J02-171	9	A2 J02-12	ć	26SCL	8ĸ	GND	SHLD PGT 67	2	
672 /	A2J02-17\$	9	A 2XAC 4-335	5	DIA95	SH	GND	STW2-672		
	42J02-18		A2×AC 4-32				INCLK-	STW2-672		
1 (59)	AZJ02-19	6	A2>AC2-29	6	30 SCL	h	EAL IN+	TW 2-1059		F
1.050					2000	0 4		7.1.7 1.050		~
	A2J02-2C A2J02-23		A2X4(2-28 A2X4(2-31		30SCL		BALIN- ICFCUSJ+	TW2-1055		۶
	A2J02-24		A2XA(2-3C				1070090+			8 8
-	A2J02-25		A2XAC 3-C6	-	30SCL		ICFIN5 J+	TW2-1036		5
	A2J02-26		A2)A(1-C7				ICFIN50-			6
		-		•		-				-
P4 /	42J02-27	6	A2XA1C-4C	6	30 SCL	ln –	EXTALM2			
	AZJJ2-2F	6	A2XA1C-39				EXTAL 11	ICF		8
	42 J J 2- 29		A2XA(3-29		30SCL			T#2-959		8
	A2J02-3C		A2XAC 3-30		305CL			Tw2-959		6
12 /	▲ 2J0 2- 3 I	6	A2JC2-33\$	9	26 SOL	8 K	GND	SHLD PGT 37	4	
							,	SYNTH & BIT	SY IC 1	
			S12F	CODE	IDENT	. NI		9 M I M & 0 1 I	3110 /	REV

HIGHEST WIRE NUMBER IS 1070 A ECCE3 SP-A-759628 F

SHEET 26

WIRE NO.	FFCÞ END	TERM	TO ENC	TERM	CCLCR ITEM	REF NODE	N D T REMARKS E	R E V
374*	A2J02-32 A2J02-33 A2J02-33	6 9	A2J02-35\$ A1XA22-31 A1XA22-31\$	ť S	26 ^{SCL} BK 26SCL W BRAID SH	AL TCLK+	SHLD PGT 670 STW2-374 STW2-374	
	A2J02-33\$ A2J02-34		A2J02-31 A1XA22-32		26 SCL BK 26 SCL BK		SHLD PGT 374 STW2-374	
561	A2J02-35 A2J02-36 A2J02-37	6	A2XAC 3-22 A2XAO 3-24 A2XAC 2-26	E	30SCL W 30SCL BK 3CSOL W	ICFCU75		8 6 F
	A2J02-3E A2J0 2- 39		A2XAC2-25 A2XAC4-30		3CSCL BK 26SCL W			F
670 673 293*	A 2JO 2- 355 A2JO 2- 355 A 2JO 2- 4C A2JO 3- C 1	8 6 6	A2JC2-32 A2XAC4-3C\$ A2XAC4-28 A2JC1-11	8 6 6	26SCL BK BRAID SH 26SCL BK 26SCL BK	GND INSTD- GND	SHLD PGT 670 STW2-670 STW2-670	
712 712	13-00-05 A2J03-05 A2J03-06 A2J03-07	6 6	A2J02-01 A2XAC5-22 A2XAC5-23 A2XAC5-68	ć 6	26SCL BK 30SCL W 30SOL BK 3CSCL W	SGNTD+ SGNTD-	TW2-712	6 6 8
751	A2J03-C8 A2J03-13	6	A2XAC5-69 A2XAC5-58	6	30SCL EK 3CSCL W	2RCKFE-		5 8
710 710 723	A 2J03-14 A2J03-15 A2J03-16 A2J03-17 A2J03-17	6 6 6	A2XAC5-59 A2XAC5-48 A2XAC5-45 A2XAC5-33 A2XAC5-34	6 6 6	3CSCL BK 3OSOL W 3CSCL BK 3OSCL W 3CSCL BK	2RCK TE + 2RCK TE - 0ATFE+	TW2-71J TW2-71J TW2-723	8 8 8 8 8
725 725 7C9 709	A2JC3-23 A2JO3-24 A2JC3-25 A2JC3-26 A2JC3-26 A2JC3-27	6 6 6	A2×AC5-61 A2×AC5-60 A2×AC5-56 A2×AC5-57 A2×AC5-11	6 6 6	3CSCL W 3OSCL BK 3CSCL W 3OSCL BK 3CSCL W	DATFD- RCKTE+ RCKTE-	Tw2-725	8 8 8 8
5 F 7 736 736 737	A2JC3-2E A2J03-33 A2J03-34 A2J03-35 A2J03-35	6 6 6	A2XAC 5-12 A2XAC 5-44 A2XAC 5-44 A2XAC 5-45 A2XAC 5-46 A2XAC 5-47	6 6 6	3CSCL BK 30SCL W 3CSCL EK 3GSCL W 30SCL EK	MSBTD- RCKTD+ RCKTD- 2RCKTD+	Tw2-587 Tw2-736 Tw2-736	8 8 8 8 8 8
711 1037* 1037*	A2J03-37 A2J03-38 A2XAC1-C1 A2XA01-C2 A2XA01-C2	6 15 15	A2XAC5-24 A2XAC5-25 ACAPTER 103 ACAPTER 103 ACAPTER 103	6 37 15 37 15	188 CTR	DATTE- GND Losinb+	TW2-711 TW2-711 CCAX COAX COAX	8 8 8 8
			\$1 Z I	E CO CI	E IDENT NO	-	SYNTH & JIT SYNC)	REV

REV

SM-A-759628 F

SHEET 27

HIGHEST WIRE NUMBER IS 1070 A BCC63

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

WIRE NO.	FFCP End	TERM	TC End) Term	CCLCR I TEM	REF NODE	N O T E	RE MARKS	R E V
1 (36 *	A2 XA01-C6	6	A2JC2-25	6	30 SCL 1	ICFIN50+	T#2-103	6	8
1036*	A2XA01-(7	6	A2J02-26	6	30SCL BK	ICFIN50-	TW2-133	6	8
1 034 *	A2XA01-C9	6	A2J02-C7	6	30 SCL 🖌	ICFIN75+	TW2-103	4	8
	A2XAC1-1C		A2J02-08			ICFIN75-	TW2-103	4	8
1060	A2XA01-12	6	A2XAC2-C8	ć	30SCL W	NRZREC+			F
1 (61	A2 X A 01 - 15	6	A2XA(2-09	6	30SCL W	NR ZR EC-			F
97	A2XA01-17	11	BU S-57		BUS	GND			8
95	A2XA01-18		BU S 9 5		eus	GND			8
ç 3	A2XA01-15	11	AUS-53		els	GND			8
1018	A2XA01-2C	11	912-1018	11	8U S	GNU			8
1 033	A 2XA01-22	6	A2)AC3-32	6	30 SCL 1	TSTICE			8
\$71×	A2XA01-24	6	42301-02		30SCL R	+5VDC			8
570	A2XA01-24		22×4C2-C2		30SCL R	+5VDC			8
565*	A2XA01-25		A1J01-L7		30SCL W	ICFRLYE			8
1062	A2XA01-25	6	A 2 X A C 2-11	e	3CSCL W	ICFRLY			F
1032	A2XA01-27	6	A2>AC4-C8		3050L W	ICF2			8
	A2XA01-23	6	AZXAC4-CT	6	30 SCL .	ICFL			8
76	A2XA01-34	11	el S-76		BUS	-15VDC			
316	A2XA01-36	11	BLS-316	11	BUS	+15VDC			
	A2XA01-37	15	ACAPTER 10				XA D C		8
1037*	A2XA01-3E	15	ACAPTER 10	37 15	168 CTR	LCSINB+	COAX		B
	A2XA01-39		ACAPTER 10				CUAX		8
-	A2XA01-53		8L 5-57		eus	GND			8
	AZXAOL-54		8US-55	11	BUS	GND			B
93 -	A2 X A 01 - 55	11	8L 5-53		BLS	GND			8
1018	AZXA 01-56	11	8LS-1018	11	BUS	GND			B
76	A2 XA01-70	11	BUS-76	11	BUS	-15V0C			
316	A2 XA C1 -72	11	RLS-316	11	BUS	+15VDC			
1 (69	A2XA02-C1	6	A2×A(2-17	٤	30SCL BK	GND			F
1 022 *	A2XA02-C2	7	A2JC1-C2	6	30SCL R	+5VCC	ICF		8
\$70*	A2XAC2-C2	7	A2XAC 1-24	é	3CSCL R	+5VDC			8
35	A2XA02-02		BU 5-25	11	BUS	+5VDC			
	A2 XA 02 - C4		A2XAC4-40	6	30SCL G	-5700			F
	BJ-SOAXSA		A2XAC1-12		30SCL W	NRZREC+			F
1 (61 +	A2 XA 02 - CS	6	A2XAC1-15	6	3CSCL W	NR ZR EC-			F
1663	A2XAC2-1C	6	A2XAC4-10	6	30SCL W	NRZCATA			F
	A2XA02-11		A2XAC1-25		BOSCL W	ICFRLY			F
	A2 XA02-12		A2XAC7-11		30SCL W	PNSEQ			F
	A2XAC2-13		A2XAC7-63		30SCL W	TEST3			F
	A2XA02-17		A2)A(2-C1		305CL BK	GND			F
				r . core	-		SYNTH & 3	IT SYNC)	0.6.V

	SIZE CODE IDENT NO.	(SANTH & BIT SANC)	REV
HIGHEST WIRE NUMBER IS 107	69006 A 0	SM-A-759628	F

28 SHEET

WIRE NG.	FPCP End	TERM	TO ENC	TERM	CCLOR ITEM		REF NODE	N D T E	REMARK	S	R E V
1070 95 93	A2XA02-17 A2XA02-18 A2XA02-18 A2XA02-19 A2XA02-20	6 11 11	BUS-57 A2XA02-37 BUS-55 BUS-53 BUS-1018	é 11 11	ELS 30SCL BLS BLS BLS	ВK	GND GND GND GND GND				6 F 8 8 8
1058 1064 1059	A2XA02-25 A2XA02-26 A2XA02-27 A2XA02-27 A2XA02-28 A2XA02-25	6 6	A2JC2-38 A2JO2-37 A2>A11-12 A2JC2-20 A2JC2-19	6 6 6	30 SCL 30 SCL 20 SCL 30 SCL 30 SCL	ы И ВК	EALCUT - EALCUT + PECDATA EALIN- EALIN+	TW2-105 TW2-105 TW2-105 TW2-105	3		F F F F
1 C 53 1056* 1 054	A2XA02-30 A2XA02-31 A2XA02-32 A2XA02-33 A2XAC2-33 A2XAC2-34	6 6 6	A1 X A2 1-32 A2 X A C 3-16 A1 X A2 1-31 A 2 X A C 3-21 BL S-76	6 £ £	30 SCL 30 SOL 30 SCL 30 SCL BLS	W W	NRZDR- ICFOR- NRZDR+ ICFCR+ -15VDC				F F F
1 C70+ 35 1 C68	A2XA02-36 A2XA02-37 A2XA02-36 A2XA02-40 A2XA02-53	6 11 6	BL S-3 16 A2XA02-18 BL S-35 A2XAC4-40 BL S-57	6 11 6	BUS 30SCL BUS 30SCL BUS		+15VDC GND +5VDC -5VDC GND				F F B
93 1018 76	A2XA02-54 A2XA02-55 A2XAC2-56 A2XA02-70 A2XAC2-72	11 11 11	BLS-95 BLS-93 PLS-1018 BUS-76 BLS-316	$\begin{array}{c}11\\11\\11\end{array}$	BUS BUS BUS BUS BUS		GND GND END -13VDC +15VOC				8 8 8
552 1055+ 551	A2XAC3-C2 A2XAO3-C6 A2XAO3-C7 A2XAO3-C7 A2XAO3-C7 A2XAC3-16	6 6	8LS-35 A2 XAC6-67 A 1XA2 1-25 A2XAC6-25 A 2XAC 2-31	6 6 6	3US 30SOL 3CSCL 30SCL 30SCL	h H	+5 VDC ICFCLKT TXCATA ICFDATT ICFCK-				8 F 8 F
95 53 1018	A2XA03-17 A2XA03-18 A2XA03-19 A2XA03-20 A2XA03-21	11 11 11	BLS-97 BLS-95 BLS-93 BLS-1018 A2XAC2-33	11 11 11	BUS BUS BUS BUS BUS	W	GND GND GNC GND ICFDR+				8 8 8 8 F
961* 559* 960*	A2XA03-22 A2XA03-24 A2XA03-26 A2XA03-30 A2XA03-30	6 6	A 2 J C 2 - 3 5 A 2 J C 2 - 3 6 A 2 J C 2 - 2 5 A 2 J C 2 - 2 5 A 2 J C 2 - 2 6 A 2 J C 2 - 3 C	6 6 £	3050L (305CL (BK M BK	ICF0U75+ ICF0U75- 0L0ST ICF0U50- 0L0SG	TW2-961 TW2-961 TW2-959 TW2-963 TW2-963 TW2-959			e 8 8 8 8
+ IG∺F	ST WIRF NUT	9 968 1		COCE	IDENT ECCE3	NC		YNTH & B) 5m-d-	1T SY 1C)	REV F
								c	HEET	29	

NO-	FNCM END	TEPM	to Enc	T ER M	COLCI ITEI		R E F NODE	N 0 T E	REMARKS	R E V
560*	A2XAC3-21	6	A2JC2-23		30SCL		1CF0050+	TW2-960		B
10334	A2XA03-32	6	A23AC1-22	6	30 S C L	W	TSTICF			8
	A2 XA03-24		865-76		eus		-15VDC			
	A2XAC3-36		EL S-316		BUS		+15VDC			
35	A2XAC3-38	11	8US-35	11	BUS		+5V0C			
57	A2XA03-53	11	BU S- 57	11	8US		GND			8
95	A2XA03-54	11	865-55	11	BUS		GND			8
93	A2XA03-55	11	BUS-53		els		END			8
	A2XA03-56		et S-1018		BUS		GND			3
76	#2XA03-70	11	BLS-76	11	els		-15VDC			
316	A2XA03-72	11	BUS-216		BL S		+15VDC			
	A2XA04-C2		8us-25	_	BUS		+5 VDC			_
	A2XA04-C2	-	A2XAC4-27	-	30 SCL	ļu -	ENTXGT			8
	A2XA04-(4		BUS-706	_	8US		-5VDC			•
10234	A2XAC4-C7	6	A2XAC1-33	6	30 SCL	lu -	ICF1			8
1032 •	A2XA04-C8		A2XA01-27	6	30 SCL	h	ICF2			B
	A2XAC4-10	6	AZXACZ-10		3CSCL		NR ZD AT A			F
681	A2XA04-12		A2XAC7-59	6	30 SCL	1	TSEQ+			
2794	AZXAC4-13	6	A1J01-05	é	3CSCL	1	ENOP ER C			
682	A2XA04-13	6	A2XAC 7-C6	ŧ	3050L	W	ENOPERC			
281*	A2XA04-14	6	A1JG1-C7	6	30SCL	h	ENTESTC			
	A2XA04-15		A1J02-05		30 SCL		ENCLKRC			
	A2XA04-15		A2)A(6-16		20SCL		ENCLKRC			
	A2 XA 04-16		A1J02-06	-	30SCL		ENSTORC			
\$7	A2XAC4-17	11	BL 5- 57	11	BUS		GND			8
95	A2XA04-18	11	BU S- 55	11	eus		GND			8
	A2XA34-19		BUS- 53	-	BLS		GND			8
	A2XA04-2C		BLS-1018	_	8US		GND			В
	A2XA04-22		A2)A(- C6		30SCL	W	CHSDATC			
451*	A2XA04-24	6	A1>A17-34	Ł	30 5C L	W	TXSYNR T			
6874	A2XA04-26	6	A1x#17-12	£	3CSCL	H	TX8SOTT			
	A2XA04-27		A2XAC4-C3		30SCL		ENTXGT			8
	A2XA04-2E		A2 JC2-4 C	-		-	INSTD-	STW2-67	0	_
671	A2XA04-25	6	A23464-305	8	26 SOL	8K	GND	SHLD PG	T-57J, INSTDS	5
	A2XA04-30		A2J02-39				INSTD+	STW2-67	C	
£70*	A2XAC4-3C\$	8	42 JO 2- 39 \$	8	era ID	SH	GND	STW2-67	3	
671+	A2XA04-3C5		A2 XAC4-29		2650L			SHLD PG	T-67J, INSTDS	i
	A2XA04-31		A2XAC 4-335	5	26 SCL	8K	GND	SHLD PG	T-672, INCLKS	i
672+	A2XA04-32	6	A2JC2-18				INCLK-			
6724	A2XA04-33	6	A2JC2-17	£	26 SCL	in .	INCLK+	STW2-67	2	
									· • · · · · · ·	
			5171	e con	E IDENI	r Ni		SYNTH & B	IT SYNC)	REV
		_						.	1.0.00	
HIGHE	ST WIRE NU	MBER	IS 1070 A		80063			24-9	-759628	۶
									CAPET 33	

										N		R
WIRE		FRCM			to		COLO		REF	D T	REMARKS	E V
NO.	END		TEPM	ENC		T ER M	ITE	•	NGDE	È	K C MARK J	•
			-			-			e	STW2-6	17	
	A2XA04			A2JG2-1			BRAID 26SOL				GT-672, INCL	ĸs
	AZXAO			A2 XAC 4-	-31		BLS	DR	+5VDC	SHED		
	AZXAO AZXAO			AUS-35	-14		30SEL	G	-5VDC			F
	*A2XA04		-	A23A(2-			30 SCL		-5VDC			F
1100	* #Z X#U*	4-40	0	M27412		Ľ	50002	Ŭ	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
766	A2 XA 04	4-40	11	BUS-700	5	11	EL S		-5VDC			•
97	AZXAO	4-53	11	BL 5-97			BUS		GND			В
55	A2XA04	4-54		8US-45			els		GND			B
	A2XA04			8L S-93			8US		GND			9
1018	A2XA04	4-56	11	BLS-1C	18	11	BLS		GND			8
£75	A2 XAC	5 C 8	6	AZXACS-	-67	6	30 SCL	EK	GN D			8
	AZXAC		11	BUS-104	4	11	8U S		GND			
	AZXAC		11	8US-25		11	BLS		+5VDC			
718	AZXAO	5-04	7	AZXACS-	-48		30 SCL	G	-5 VDC			
706	A2XAC	5-04	11	aus-70	5	11	ELS		-5VDC			
C74	AZXAO	5_15	6	A27465-	- (7	6	305CL	BK	GND			8
-	AZXAC			A2X405			30SCL					8
	AZXAC		-	A2)A(5	-		20SCL					B
	# A2 XAC		-	AZXAO -			30 SCL					8
	AZXAC		-	AZXACS			30SCL					8
470			-		• -							•
949	*A2XA0	5-08	6	A2X4(5-	- 05		POSCL					8
S50	# # 2 X A O'	5-08	6	A2XAC -	- (7		3 J SCL				-	8
587	#A2XAC	5-11		A2JC3-					MSBTD+	TW2-98		B 8
	* A2 X A C			AZJC2-2					MSBTD-	TW2-98	57	D D
713	A2XAC	5-15	6	A2)A(&	-51	é	30SCL	M	CATTENT			
742	A 2X A 0	5-16	6	AZ >A(6-	-32	ŧ	3CSOL	W	RBSDATT			_
	+A2XAO		6	AZJC3-	C 5		3 C SOL		SGNTD+	TW2-1		8
712	+AZXAO	5-23	6	A2J03-	66				SGNTD-	Th 2-1		8
711	*A2X A0	5-24	6	A2JC3-	37	6	30SCL	١w.	CATTE+	TW2-7		8
711	*A2XA0	5-25	6	AZJC3-	38	ť	30SCL	9K	CATTE-	TW2-	711	8
1012	42X4C	5-26	6	A2XAC 5-	-27	t	3CSCL	8K	GND			8
	AZXAO			AZXACS		é	3050L	8K	GNÐ			В
	*AZXAC		6	AZXAC .	-26	é	305CL	- EK	GND			£
	#A2XAU		6	AZYACS	- 26		30SCL					В
	*AZXAC		6	A2J03-	17	6	3CSCL	5	CATFE+	TW2-	723	e
		6.36	L	42J03-	, 9	۲	30551	ρĸ	CATFE-	TW2-	123	8
	*A2XAC			BLS-10			BUS	- C P	GND			-
	A2XAC A2XAC	-		aus-25			803 805		+SVDC			
	A2XA0			BLS-70			BUS		-5VDC			
	AZXAC			AZXACT			30SCL	5	RBSERT			e
7 70	#£ ^#U	- · ·	0			·			_			

	SIZE	CODE IDENT NO.	(SYNTH & BIT SYNC)	REV
HIGHEST WIRE NUMBER IS 1070	۵	80063	SM-#-759628	F

										N		R
WIRE		FRCM			TO		CCLO	R	REF	ð		E
NC.	END		TERM	ENC		TERM	1 T E	e e	NODE	r	REMARKS	v
										£		
	AZXAC	-		AZXAC 7-			3CSCL		PCKTOCT			8
	AZXAO	-		A2JC3-3		-	30SCL		FCKTD+	T W2 - 7		8
	A2 XA0			A 2J03-3					RCKTD-	TW2-7		e
	FAZXAO			A2JC2-3			30 SC L		2 RCK TD +	TW2-71		8
737*	A2 XAC	5-47	6	A2J03-3	ć	6	30 SCL	eĸ	2RCKTD-	TW2-7:	37	6
7104	AZXAC	5-48	6	A2J03-1	5	ŧ	30SCL	la la	2RCK TE+	TH2-7	1 C	В
7104	AZXAO	5-45	6	A2J03-1	6				2RCKTE-	TW2-7	10	8
\$85	AZXAO	5-50	6	AZXAC 7-	31	6	30SCL	5	8			5
740	A2XAC	5-51	6	AZXACE-	47	ť	30SCL	W	RCLKTET			
7094	AZXAO	5-5ó	6	A2J03-2	5	6	3 C SCL	h	RCKTE+	TW2-70	39	8
7694	*#2 × #0	5-57	é	A2J03-2	£	6	30SCL	ек	RCKTE-	TW2-7(8
724*	AZXAO	5-58	6	A2J03-1	3	-	30SCL		RCKFD+	TW2-72	24	8
724	A2XA0	5-59		A2JC3+1					RCKFU-	TW2-72	24	e
7254	AZXAC	5-eC		A 2J0 3-2					DATFD-	TW2-72	25	8
7254	AZXAG	5-61	6	A2JC3-2	3	6	30 SCL	W	CATED+	TW2-72	25	В
746	AZXAO	5-62	6	A2 >A(6-	13	6	2050L	le l	EXTDEC T			
	A2XA0			AZXACE-		6	30SCL	W	CATEDCC			
	AZXAC			AZYACE-			3050L		RCKFDCT			
	A2XA0			AZXACE-			30 SCL		CATFENC			
745	AZXAO	5-6E	6	A27ACE-	11	6	30SCL	iii	EXTENCT			
747	A2XA0	5-67	6	A27ACE-	46	£	30 SOL		ZRCKFEC			
	AZXAC			A2J03-0		-	3CSCL		2RCKFE+	TW2-7	51	8
	AZXAO			A2 J C3 - C					2RCKFE-	TH2-75		8
	AZ XAO			BUS-1(4			BLS	-	GND			
-	AZXAO	-		81 5-35			BUS		+5VDC			
6854	AZXAO	6-(E		A2×AC4-		٤	30SCL	W	CBSDATC			
7484	AZXAC	6-(7	6	AZXAC 5-	€5	e	30 SCL	h	CATFENC			
452*	AZXAO	6-(9	6	A1>A17-	15		30 SGL		TXSYNRC			
54	A2XAJ	6-09	6	A2)ACE-	43	6	30 SOL	30	TXSYNRC			
2784	AZXAC	6-10	6	41JC1-0	4	ć	30201	W	EXTENCO			
	AZXAC			A2XAC			3CSCL		EX TENC T			
7464	ASXAO	6-13		A 2 XA (5-			30SOL		EXTDECT			
	AZXAC			A1J02-0			30SCL		CIFCECT			
	AZXAO			41 J C 1 - C			30 SCL		NCENCC			
6774	AZXAC	6-16	6	AZXAC4-	15	ť	30201	h	ENCLKRC			
1664	AZXAC	6-22	6	AIJCZ-C	2	E	30 SCL	6	DIFENCC			
9514	AZXAO	6+25		AZXAC3-			30 SCL		ICFDATT			8
99	AZXAD	6-76		AZXACE-			3CSCL		DISABL			
578	A2XAO	6-26	6	AZYACE-	29		30SCL		CISABL			6
	AZXAO		6	AZXACE	26	6	30 SC L	le -	DISABL			

	S I Z	E CODE IDENT NO.	(SYNTH & AIT SYNC)	REV
HIGHEST WIRE NUMBER	15 1C7C A	90063	S.º-A-759628	F

						_	- 5 6	N	R
WIRE NC.	FRC#	TERM	TO EN C	T ER P	CCLO ITE		REF NODE	D T REMARKS	E V
NG.	END	IERM	ENE	IERF	110	-	NODE	E	•
								-	
	A2XA06-27		A2XACE-28		3CSCL		DISABL		
	A2XA06-28		A2)A(6-27		30SCL		DISABL		
-	A2 XA06-28		A2XACE-54		30 SCL		CISABL		
	A2XA06-25		A23A(6-26		30SOL 30SCL		DISABL		8
1124	A2XAC6-29	0	A2XAC E-54	e	303CL	M	CISABL		8
	A2XAC6-25	_	83-304X5A	+	JOSEL		DISABL		e
	A7XA06-32		A2XAC5-16		30SCL		RBSDATT		
	A2 XA06-32		A2XAC7-58	-	3C SCL		RBSCATT		
	A2XAC6-33		A2XAC 1-56		30SCL	W	FBSBRC		
104	A2XA06-37	11	8US-1C4	11	8L S		GND		
35	A2XA06-38	11	8US-25	11	BLS		+5VDC		
90*	A2XA06-42	6	A1XA17-C9	6	30SCL	h	TBSDATC		
94 *	AZXAC6-43		A2XA((-(9	6	3CSCL	'n	TXSYNRC		
953	AZXAC6-44	6	A2XAC -45	6	30 SCL	h.	DISABL		8
\$53#	A2XA06-45	6	A274(E-44	6	30 SCL		DISABL		В
651	13¥104 / 5				20501		O LC NO.		0
	A2XA06-45		A2XA(6-54	-	30 SCL		CISABL		8
	A2 XA 06 -46		A2XAC 5-67		30 SCL		2RCKFEC		
	A2XA06-47 A2XA06-48		A2XA(5-51		30SCL		RCLKTET		
			AIJCI-IC		30SCL		EXTDECC		
1134	#2XA06-51	0	A2×AC5-15	6	30 SCL	ja ja	CATTENT		
	#2XA06-52	-	A2XACE-53		30SCL		TBS2RC		
	A2XA06-53		A1XAC 5-16		30SCL		TBS2RC		
	A7XA06-53		A2 > A(6-52		3CSCL		TB S2RC		
	A2XA06-54		A2XAC (-29		3CSCL		CISABL		_
1024*	A2XA06-54	6	A2>A(6-29	6	30SCL	W	DISABL		B
\$54 #	A2XA06-54	6	A27466-45	£	30 S C L	W	CISABL		8
\$83	A2 XA06-55	6	A2XA(7-67	6	30SCL	H	A A		8
365*	A2XA C6-58	6	A1XA23-25	ť	30 SCL	W	CLKOUTT		
283*	A2 XA 06 - 59	6	A1JC1-CS	6	30 SCL	W	NODECC		
749*	A2XAC6-E4	6	A2XAC5-64	e	3CSCL	la i	FCKFDCT		
264*	A2XA06-66	6	A1×A23-16	6	BOSCL	ч	DATCUTT		
	A2XA06-67		A2XAC2-C6	-	30SCL		ICFCLKT		8
	A2XAC6-68		A2XAC6-29		BOSCL		DISABL		8
	A2XA06-65		A27AC5-63	ě	30 S O L		CATEDCC		-
	A2XAC7-C1		A2XAC7-53		3¢SCL				В
104	A2XAC7-C1		6LS-104		BUS		GND		
	#2XAC7-C2		BUS-35		BLS		+5VDC		
	A2XAC7-C5		A2XAC7-45		BUS BUSCL	س			
	AZXAC7-CE		A2XAC 7-45		30SCL				
	A2XAC7-(F		A2XAC5-42		30300		RCKTDCT		8
10*		U		d	JUJUL	-			0
								CMNTH C GTT CHUC 1	
			\$171	E COOF	E IDEN1	r Nr		SYNTH & BIT SYNC)	REV
HIGHE	ST WIRE NU	MBER I	LS 1C7C A		80063			SM-8-757628	F

SHEST 33

							_	N		R
WIRE	FRCM	* 4	TO	-	COLOR		REF	0 T		E
NO.	END	TERM	ENC	TERP	ITE		NODE	T E	REMARKS	V
								L		
558	A2XAC7-CS	6	A2XAC7-10	6	30566	Ħ	4			8
958*	AZXAC7-1C	6	A23A(7-C9		30SCL		A			8
1065*	A2XAC7-11	6	A 2XAC 2-12	6	3CSCL	i	FNSEQ			F
227	A2XA07-11	6	A2XA(7-59		30SOL		T SEQ+			
405+	A2XA07-13	6	A1J01-33	6	30SCL	in .	SYNCN11	TW2-405		
-	A2XAC7-14		A2XAC 7-66		30 SCL		SGN-11			
. – –	A2XAC7-15	-	A1XA17-35		305CL 305CL		CACCLK			
	A2XAC7-16 A2XAC7-17		A2XAC 7-55 A2XAC 8-25	-	30SCL		CLKOUTC CCMPCKT			
	A2XAC7-17		A1XA22-23		30SCL		ALTOUTT			
× 30+	MEANU (-13	U	#1/# <i>22-2</i> j	U	JUJUL	-				
228+	AZXA07-23	ć	A1XA17-C8	6	30 SCL	h	TBSDATT			
	A2 XAC7-24		A1XA22-23	-	30SCL		EUFOUTT			
	AZXAC7-25		A2 #AC E-32		30SCL		CCMPDTC			
138+	A2XA07-27	6	A1JC1-11	6	3 C SCL	W	TSTSEQ			
\$85 *	A2XA07-31	6	A2>AC5-50	6	30 S C L	W	8			8
	A2XAC7-32	_	A1×A22-26	-	20SCL		ALTCLKT			
	A2XAC7-33		A2XA07-57		30 SCL		ALTCLKC			
	A2XAC7-25		A1 × #2 3-26		3CSCL		PCKCUTT			
	A2XAC7-37	-	A1J01-34	-		_	SYNCGND	TH2-405		
406#	A2XAC7-37	0	A1JC1-36	¢	30.2CL	BK	CCMPGND	T#2-406		
104	A2XA07-27		BLS-1C4	11	eus		GND			
	A2XAC7-38		8US-25		BUS		+5VDC			
	A2XA07-39		A2XAC -41		JOSCL	L	R8 SBR T			8
	A2XAC7-41		A1XA21-23		30 SCL		INTCLKT			•
	A2XAC7-42	-	A2XA11-36		3CSCL		PBSBRT			8
		_								
211	A2XAC7-43	6	A2 XAC 7-51	ć	3CSCL	W	TSEGBRC			
148*	A2XA07-45	6	A2XAC7-C5	6	30 SCL	W	SQGENC K			
225	A2XAC7-5C	6	A2XAC 7-56		30SCL		RBSBRC			
211*	A2XAC7-51	-	A27A(7-43		30SCL		TSEQURC			
406+	A2XAC7-52	6	Alj01-35	e	30 SCL	W	CCMPCKC	TW2-466		
				-			C 11 D			•
	A2XAC7-53		A2XAC7-01		30SCL 30SCL					8 8
	A2XA07-53	-	A2XAC7-61	-	3030L		CL KOUT C			0
-	A2XAC7-55		A2XAC 7-16				CLKCUTC			
	A2XA07-55 A2XAC7-56		A2)A(7-71 A2XAC(-33		30SCL 30SCL		RBSBRC			
1634	PZARCI-JC	0	M2740(-JJ	U	JUSCE					
225.	A2XAC7-56	6	A2XAC 7-50	6	3 C SCL	la l	RESERC			
	A2XA07-56		42X412-15		30 SOL		RBSBRC			
	A2XA07-57		A2XA(-33		3C SCL		ALTCLKC			
	A2XA07-58		AZXACE-32	£	3CSCL	Ħ	R8 SDAT T			
	A2XA07-58		6)-11AX5A	é	30 SCL	ħ	RBSDATT			B
								eutitu e st	+	
			A		-			SYNTH & 31	I STINC J	REV
			2121		E ICENT	N	J •			V E A
HICHE			IS 107C A		80063			SM-4-	759628	F
1.1004	ST MINE NO									•

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

									N		R	
HIRE	FRCM			TO	***	COLOR		REF NODE	O T	REMARKS	E V	
NO.	END	TERM	ENC		TER M	ITEM		NUUL	Ē		-	
						36566	u	TSEQ+				
	A2XAC7-59	-	A2XAC4-		-	30SCL		TSEC+				
	A2XAC7-55	-	AZXACI-			3CSCL					6	3
	A2XAC7-E1 A2XA07-E2		AIJCI-			30 SOL		TSTTXB S				
	A2XAC7-63		A1J01-1		é	30 SCL	10	T S TR X B S				
							_					F
	#2XA07-63		A 2XAC 2			30 SCL		TEST3 TSTALT				
	A2XA07-65		A1J01-			30SCL		SGN-11				
	A2XA07-66		A2XAC7-		-	30SCL 3CSCL		AA			8	3
	A2XAC7-67		A2×ACE- A2×AC7-			30SCL		AAA			1	в
584	A2XA07-68	0	#2 ##(P	-03		30000	~					-
C 94 8	A2XA07-69	6	AZXAC7	-68	6	30SCL	5	AAA			1	B
	A2XA07-71		AZXAC 7	-		305CL		CLKOUTC				
	A2XAC8-C1	7	AZXACE	-21	6	30 S C L	BK					
	AZXAC8-C1		BUS-1C			BLS		GND				
35	A2XAC8-C2	11	865-35		11	eus		+5VDC				
						20 SCL	2	ER 0256C				
	A2XA08-03	-	AZXACS		-	30SCL		CTN-11				
	A2XAC8-C6		A2XACE		-	30501		PULLUP+				
	A2XAC8-12 A2XAC8-13		A 2XACE		-	305CL		PULLUP+				
	A2XA08-13		AZYACE			30 SCL		PULLUP+				
2.11	#27400 IS	-		-								
271	A2XAC8-14	6	AZYACR	-36		30SCL		SMFSTRC				
	A2XAC8-19	6	AZXACE	-13		30SCL		PULLUP+				
262	A2XAC8-15	-	A2XACE			30SCL		FULLUP+				
	# #2 XA C8 - 20	-	AZXACE			30SCL		PULLUP+ PULLUP+				
261	A2XAC8-2C	6	S A2XACE	- 29	c	36266	Ħ	FULLOF				
		4	A2×AC8	-01	7	30SCL	ВК	GND				
	A2XAC8-21 A2XA08-21	-	5 AZXACE			30SOL						
	*A2XAC8-22		AZYACE		ē	BOSCL	BK	GND				
	AZ XAC8-22		AZXACE		6	305CL	ВK					
	A2XAC8-23	e	5 AZYACE	-24	e	3CSCL	M	CCMPCVC				
						20051		CCHROVE				
	+A2XAC8-24		S AZXACE		-	30SCL		CCMPOVC				
	A2XA08-24		5 A2XAC9 5 A2XAC7			30SCL 30SCL		CCMPCKT				
	*A2XACE-25		5 AZJACI			3050L		CCMPCKT				
	A2XA08-25 +A2XAC8-28		5 ALJUI-					ERKGND	TW2-27	14		
214	442 AA 10-20	```	5 - 1007	•-								
273	*A2 XA C8-28	(6 AZXACI	-22		E BOSCL	eĸ					
	*A2XA08-29		6 A27AC8			E BOSCL		PULLUP+				
	A2 XAC8-29		6 A2XAC			5 3CSCL		PULLUP +				
	*A2XA08-30		6 A1 JC1-			S 3CSCL		ERRENT COMPDTC				
215	*A2XAC8-32		E AZXAC	1-25		5 30 SCL	M	CURPUIC				
									SYNTH &	3IT SYNC)	
				S T	ZE CO	DE IDEN	TN	10.				REV
									C 14	4-7504 39		F
H I GH	FST WIRE N	U₽8ER	15 107	c	۵	90063			2.4-	-1-759628		•
										SHEET	35	

WIRE	FRCÞ		το		COLO	R	REF	N O		R E
NC.	END	TERM	ENC	TERP	I TE	μ	NODE	T E	REMARKS	v
250	A2XAC8-32	6	AZXACS-46	6	30506	W	CCMPOTC			
2744	A2XA08-33	6	A1J01-31	6	30SCL	W	ERRCUT	TW2-274		
2714	A2XAC8-36	6	AZXACE-14	£	30SCL	1	SMPSTRC			
104	AZXAC8-37	11	BUS-104	11	BL S		GND			
35	A2XAC8-38	11	BU S-35	11	BUS		+5VDC			
	A2XAC8-43		AZXACE-29		30 SCL		PULLUP+			
	A2XAC8-43	-	A2XAC 8-47		30 SCL		FULLUP+			
	A2XA08-47		A2XA(E-43		30 SC L		PULLUP+			
	A2XAC8-5C		A1JC1-30		30SCL		CMPATOC			
303	A2XAC8-51	6	A2)A(9-45	6	30 S C L		CMPERRT			
	A2XA08-52		A1JC1-25		30 SCL		MANSHPC			
	A2XAC8-68		A2XAC 8-06		30 SCL	h	CTN-11			
	A2XAC9-CI		PUS-1(4		BLS		GND			
	A2XAC9-C2		BL 5-25		865		+5VDC			
2534	A2XAC9-C7	0	A278(E-24	6	30 S C L	14	CCMPOVC			
10084	82-604X24	6	A1JC1-26	É	30 S CL	h	ERRSIG	TW2-100	8	8
10084	A2 XA C9-C5	6	#1J01-27	6	30 S O L	8K	ERRGND	TH2-100	8	8
251+	A2XA09-10	6	A2XA(E-25	6	30 SCL	W	COMPEKT			
306	A2 XA C9-10	6	A2XACS-12	6	3C SCL	lu -	COMPEKT			
2944	A2XAC9-11	6	A1JC1-22	ť	3CSCL	W	TESTP5 V			
306*	A2XAC9-12	6	A27AC5-10	£	30SCL	W	СС МРСК Т			
319	A2 XA C9-13	6	A2XA(-36	7	30 S C L	0	+15VDC			8
1051	A2XAC9-13		A2XA3-36		30 SCL		+15VDC			
-	A2X409-14	6	A1JC2-35		30 SCL		CATZER			
581	A2XA09-15	6	AZXAC9-43	£	30SCL	۷	-15VDC			8
582	AZXACS-15	6	A2XA12-34	7	30 S C L	v	-15VDC			8
	A2XA09-16		A1J01-25		30SCL		TESTM15			
	A2XAC9-36		A2X4C9-13		3CSCL		+15VDC			8
1 64	A2XA09-37		BUS-1C4	11	EUS		GND			
213	A2XAC9-38	7	A 2 X A C 5-47	ť	30561	R	+5 VDC			
35	A2XAC9-38	11	BU 5-35	11	θLS		+5 VDC			
981 *	A2XA09-43	6	A2XAC5-15	6	30 SCL	٧	-15V0C			8
269+	A2XACS-44	6	A2 ¥AC 8-03		3CSCL		erd256C			
	AZXAC9-45		A2XAC2-51		30\$CL		CMPERRT			
2504	A2XA09-46	6	A2XA(E-32	6	30 SCL	h	COMPDIC			
-	A2XAC9-47		A2XAC5-36		3 C SCL		+5VCC			
	A2XA09-48		A2 XAC 5-04		BOSCL		-SVDC			
-	A2XAC9-45	-	A1JC1-23		30 SCL		TESTM5V			
	AZXA09-5C		A1JC2-37	-	30 SCL		CATCNE			
3124	A2XA09-51	E	A1JC2-31	6	30 SCL	h	CLKZER			
									17 CMHC 1	
			s I Z	E CrDE	IDEN.	TN	•	SYNTH & B	LI STAC }	REY

					SIZE	CODE IDENT NO.		REV
HIGHEST	n IR E	NUMBER	IS	1670	٨	90063	\$4-1-759628	F

736 + 422 A 009 - 22 114 + 427 A 107 - 21 16 + 227 A 107 - 21 17 + 427 A 1	WIRE FRCM NO. END	TERM	TC En [T ER M	COLOR ITEM		R EF NODE	N C T E	REMARKS	R E V
314#A27A07-27 6 3122-33 2 305CL W CURCINE 104 A27A10-C0 11 BU5-15 11 BUS +5V0C 35 A27A10-C2 16 BL5-25 11 BUS +5V0C 35 A27A10-C2 6 A14C2-27 6 30SCL W TX85FL B 118#A27A10-12 6 A14C2-27 6 30SCL W TX85FL B 118#A27A10-12 6 A14C2-21 6 30SCL W TX85FL B 118#A27A10-22 6 A14C2-21 6 30SCL W TX85FL B 118#A27A10-21 6 A27A11-17 6 30SCL W DSALMG B 103 A27A10-31 6 A27A11-45 6 30SCL W DSALMG B 104 A27A10-35 6 A27A11-45 B DSCL W DSALMG B 104 A27A10-37 11 BU5-35 11 BUS +5V0C B 104 A27A10-37 11 BU5-35 11 BUS +5V0C B			A1 101-74	4	2050	L	TESTPIS	-		
104 #22A10-01 10 BUE-165 11 BUS 6ND 35 #2XA10-02 11 BUS-155 11 BUS *5VDC 366##2XA10-02 10 ALJC2-27 6 30SCL * YXFAIL B 181##2XA10-02 6 ALJC2-27 6 30SCL * YXFAIL B 180##2XA10-12 6 ALJC2-17 6 30SCL * YXFAIL B 466##2XA10-12 6 ALJC2-17 6 30SCL * YXFAIL B 466##2XA10-12 6 ALZA17-17 6 30SCL * YXFAIL B 960 AZXA10-12 6 ALZA17-17 6 30SCL * YXFAIL B 1031 AZXA10-12 6 AZXA10-22 6 30SCL * YXFAIL B 1034 AZXA10-35 6 AZXA10-26 YXFAIL SALMG B 1034 AZXA10-27 6 30SCL * YXFAIL B B 1034 AZXA10-27 6 30SCL * YXFAIL B 1034	•		-							
33 325.325.10-C2 11 BUS_225 11 BUS_25 *5VOC S66*42XA10-C2 6 ALJC2-27 6 30SGL w TXFAIL B 181*42XA10-12 6 ALJC2-27 6 30SGL w TXFAIL B 181*42XA10-12 6 ALJC2-17 6 30SGL w TXFAIL B 181*42XA10-22 6 ALJC2-17 6 30SGL w TASLOL B 466*42XA10-23 6 ALXA17-17 6 30SCL w TASLOL B 56*42XA10-23 6 AZXA10-25 6 AZXA10-25 B B B 104 AZXA10-25 AZXA10-25 B AZXA10-26 B B B 104 AZXA10-25 AZXA10-27 6 30SCL w CSALWG B B 104 AZXA10-26 AZXA10-27 6 30SCL w CSALWG B B 104 AZXA10-46 ALJC2-7 CSOL w CSALWG B B B B B 10542XA10-47 G ALJC2-10					-	••				
Soc # 42 XA10-C3 6 ALJC2-27 6 30 SGL # TX#AIL B IB!#42 XA10-C3 6 ALJC2-23 6 30 SGL # TX#SL0L IX#SFL 178#42 XA10-12 6 ALJC2-17 6 3CSL # TX#SL0L IX#SFL 180#22 XA10-22 6 ALJC2-17 6 3CSL # TX#SL0L IX#SFL 466#22 XA10-22 6 ALZC17 6 3CSL # TX#SL0L IX#SFL 960 A2XA10-23 6 A2XA10-25 6 J2XI1-717 6 3OSCL # CSALMG IX 970 A2XA10-25 6 A2XA10-25 6 J2XI1-64 CSALMG IX IX 1031 A2XA10-25 6 A2XA10-27 6 JOSCL # CSALMG IX IX IX IX 104 A2XA10-37 11 BUS-51C4 11 BUS SYOC ICF IX IX 102 **2XA10-40 6 AJUC2-77 6 3CSCL # AUDALMI ICF IX IX IX 102 **2XA10-46 6 AJUC2-77 6 3CSCL # AUDALMI ICF IX IX IX 103 **2XA10-46 6 AJUC2-77 6 3CSCL # AUDALMI ICF IX IX IX 103 **2XA10-46 6 AJUC2-11 6 3CSCL # AUDALMI IX IX IX IX <							+5VDC			
181+42×10-CG 6 A1JG2-23 6 30SCL * TX8SFL 178+2×10-12 6 A1JG2-17 6 3CSCL * FX8SLOL 180+2×10-22 6 A1JG2-17 6 3CSCL * FX8SLOL 466+2×10-22 6 A1JA17-17 6 3CSCL * FX8SLOL 900 42×10-21 6 A2×10-22 6 3OSCL * CSSLK FSELUC 900 42×10-25 6 A2×10-25 6 3OSCL * CSSLK CSSLK 900 42×10-25 6 A2×10-25 6 3OSCL * CSALMG 8 101 42×10-35 6 A2×10-25 6 3OSCL * CSALMG 8 102 42×10-37 18 LS-1C4 11 8LS *SVOC 8 1004+42×10-35 6 A2∪2-27 6 3OSCL * EXTALM1 ICF 8 8+42×10-40 6 A1∪C-17 6 3OSCL * EXTALM1 ICF 8 103+42×10-46 6 A1∪C-17 6 3OSCL * EXTALM1 B 175+42×10-47 6 A1∪C-16 6 3OSCL * MADALM1 B 103+42×10-46 6 A1∪C-17 6 3OSCL * MADALM2 B 103+42×10-47 6 A1JG2-28 11 8US GNN B B </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>la 🗌</td> <td>TXFAIL</td> <td></td> <td></td> <td>8</td>						la 🗌	TXFAIL			8
178+22x10-12 6 A102-17 6 3050L M RXBAIL 180+22x10-22 6 A102-21 6 3050L M RXFAIL 466+22x10-22 6 A127-17 6 3050L M RSSIC M 990 A2XA10-22 6 A12x1-17 6 3050L M LSSITC B 990 A2XA10-22 6 A2XA10-25 6 A2XA10-25 6 3050L M LSSITC B 1031 A2XA10-25 6 A2XA10-25 6 A2XA10-25 M B B 1034 A2XA10-35 6 A2XA10-27 B 3050L M EXTALMS B 1034 A2XA10-35 6 A2U62-67 6 3050L M EXTALMS B 1034+22XA10-46 6 A102-77 6 3050L M AUDALM2 F 750+422XA10-47 6 A120-11 B 3050L M AUDALM2 F 1034+42XA10-47 6 A22A1-35 11 BUS										
130 = 22 × 10 - 22 6 × 10 C - 21 6 × 20 × 10 - 24 6 × 12 × 10 - 24 6 × 12 × 10 - 24 6 × 12 × 10 - 24 6 × 12 × 10 - 24 6 × 12 × 10 - 24 6 × 12 × 10 - 24 6 × 12 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 25 6 × 22 × 10 - 27 6 × 20 × 10 - 27 6 × 20 × 10 - 27 6 × 20 × 10 - 27 6 × 20 × 10 - 27 6 × 20 × 10 - 27 7 × 50 × 50 × 10 8 100 × 42 × 10 - 42 6 × 10 × 10 - 27 6 × 10 × 10 - 27 6 × 30 × 50 × 10 × 50 × 10 8 8 10 × 42 × 10 - 47 6 × 10 × 10 - 27 6 × 30 × 50 × 10 × 50 × 10 8 8 8 10 × 42 × 10 - 47 6 × 10 × 10 - 27 6 × 30 × 50 × 10 × 40 × 40 × 40 8 8 10 × 42 × 10 - 47 6 × 10 × 10 - 27 6 × 30 × 50 × 10 × 40 × 40 × 40 8 8 10 × 42 × 10 - 20 6 × 10 × 10 - 20 × 20 × 10 - 20 × 10 × 10 × 40 × 40 × 40 × 40 × 40 × 40 × 40 × 40	181 #A2XA10-C9	6	A1J02-23							
466 + 82×A10-22 6 A2×A10-21 6 A2×A10-22 6 A000000000000000000000000000000000000	178#A2XA10-12									
900 #2XA10-21 6 #22A11-17 6 30SCL W LCSSLTC B 900 #2XA10-22 6 #22A10-35 6 #22A10-22 6 30SCL W DSALMG B 1031 #2XA10-25 6 #2XA10-22 6 30SCL W DSALMG B 104 #2XA10-37 11 BUS-124 6 30SCL W DSALMG B 104 #2XA10-37 11 BUS-124 6 30SCL W DSALMG B 1004#2XA10-35 6 A2J02-27 6 30SCL W DSALMG B 1004#2XA10-45 6 A2J02-27 6 30SCL W DSALMG B 1004#2XA10-46 6 A2J02-27 6 30SCL W TALMI ICF B 1004#2XA10-47 6 A1JC2-17 6 30SCL W AUDALMI B B 1031#2XA10-47 6 A1JC2-10 6 30SCL W AUDALMI B B 1031#2XA10-47 6 A1JC2-10 6 30SCL W DSALMG B B 1031#2XA10-47 6 A1JC2-10 6 30SCL W DSALMG B B 1031#2XA10-47 6 A1JC2-10 6 30SCL W DSALMG B B 1031#2XA10-47 6 A2XA10-37 11 BUS SUDALMG B 1031#2XA10-47 6 A2XA10-37 11 BUS SUDALMG B 104 A										
Sign Azalo-11 G AZXA1C-35 G AJXGL # DSGL # DSALMG E Sign AZXA10-32 G AZXA10-40 G AZXA10-27 G AZXGL # FSVDC G AZXA10-40 G AZX02-27 G AZXGL # MUDALM1 G G AZXA10-40 G AZXA10-40 </td <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>8</td>				-	-					8
Generation Generation <td>990 AZXA10-11</td> <td>c</td> <td>AZJP11-17</td> <td>0</td> <td>JUJUL</td> <td></td> <td>LESSERG</td> <td></td> <td></td> <td></td>	990 AZXA10-11	c	AZJP11-17	0	JUJUL		LESSERG			
GGGAZZXAI0-35 6 AZXAI0-32 6 30SCL W CSALWG B 1031 AZXAI0-35 6 AZXAIC-43 6 30SCL W CSALWG GND 35 AZXAI0-35 11 BUS-35 11 BUS +5VDC 1004 AZXAI0-37 11 BUS-35 11 BUS +5VDC 35 AZXAI0-35 6 AZJGZ-28 6 30SCL W CSALWG SALWG 1004 #AZXAI0-46 6 AJJGZ-27 6 30SCL W CSALWZ B 1029+AZXAI0-47 6 AJJGZ-10 6 30SCL W AUDALMI B 1031 #AZXAI0-47 6 AJJGZ-10 6 30SCL W AUDALMI B 756+AZXAI0-47 6 AJJGZ-10 6 30SCL W CSALWG B 657 AZXAI0-47 6 AJJGZ-10 6 30SCL W CSALWG B 756+AZXAI0-47 6 AJJGZ-10 6 30SCL W CSALWG B 657 AZXAI0-47 6 AZXAI0-47 6 30SCL W CSALWG B 104 AZXAI1-12 11 BLS-35 11 BUS +5VDC B 1178+AZXAI0-47 6 AZXAI7-58 6 30SCL W RESOATT B 104 AZXAI1-12 6 AZXAI7-58 6 30SCL W RESOATT B 104 AZXAI1-12 6 AZXAI2-217 6 30SCL W RESOATT B 1026 AZXAI1-12 <	596 A2XA10-72	6	A2XA1C-35	6	30 SCL	W	DSALMG			
1031 A2XA10-25 6 A2XA10-25 10 A2XA10-25 11 BLS GND 104 A2XA10-25 11 BLS-124 11 BLS GND +5VDC 45VDC 1004#A2XA10-25 11 BLS-25 11 BUS +5VDC 45VDC 45VDC 45VDC 1004#A2XA10-40 6 A2JC2-28 6 20SCL W EXTALM1 ICF 45 1029#A2XA10-40 6 A1JC2-11 6 20SCL W ALMAN1 8 175#A2XA10-47 6 A1JC2-10 6 20SCL W AUMALM1 8 756#A2XA10-62 6 A1JC2-10 6 30SCL W EXAHG 8 657 A2XA10-62 6 A1JC2-10 6 30SCL W ESALMG 8 1031#A2XA10-64 6 A2XA10-68 6 30SCL W ESALMG 8 104 A2XA11-67 11 8LS-164 11 8LS GND 8 104 A2XA11-61 6 A2XA12-67							CSALMG			
106 A2XA10-37 11 BUS-1C4 11 BUS GND 1004#A2XA10-37 11 BUS-35 11 BUS +5VDC 1004#A2XA10-40 6 A2JC2-28 6 20SOL W EXTALM1 ICF B 1029#A2XA10-40 6 A1JC2-C7 6 20SOL W AUDALM1 B 175#A2XA10-47 6 A1JC2-C7 6 20SOL W AUDALM1 B 756#A2XA10-47 6 A1JC2-C8 € 30SCL W AUDALM2 B 756#A2XA10-47 6 A1JC2-C8 € 30SCL W AUDALM2 B 756#A2XA10-52 6 A1JC2-C8 € 30SCL W AUDALM2 B 756#A2XA10-64 6 A2XA1C-55 6 30SCL W SALMG B 1031#A2XA10-64 6 A2XA1C-58 6 30SCL W RBSOATT B 104 A2XA11-C1 11 BUS -5VOC B B 1024#A2XA11-C2 11 BUS -5VOC B B 1064#A2XA11-C2 1		6	A2X#1C-E3	6	30 SCL	W	CSALMG			8
35 A2XA10-3E 11 BUS=35 11 BUS +5VOC 1004+A2XA10-35 6 A2JC2-28 6 30S0L W EXTALM1 ICF 8 10294A2XA10-40 6 A2J02-27 6 30S0L W EXTALM2 ICF 8 10294A2XA10-40 6 A1J02-77 6 30S0L W EXTALM2 8 1754A2XA10-40 6 A1J02-11 6 30S0L W AUDALM1 8 7564A2XA10-47 6 A1JC2-10 6 30S0L W AUDALM2 8 7567A2XA10-47 6 A1JC2-10 6 30S0L W AUMALM2 8 7567A2XA10-46 6 A2XA10-36 6 30S0L W CSALMG 8 6577A2XA10-46 6 A2XA10-68 6 30S0L W CSALMG 8 1031+A2XA10-46 6 A2XA10-68 6 30S0L W CSALMG 8 104 A2XA11-01 11 BLS-104 11 BUS 6ND 8 35 A2XA11-62 11 BUS-35 11 BUS +5VDC 8 1064-82XA11-17 6 A2XA10-58 6 30S0L W RSOAT 8 1026 A2XA11-16 6 A2XA12-56 6 30S0L W RSOAT 8 1026 A2XA11-17 6 A2XA12-26 6 30S0L W RSOAT 8 1026 A2XA11-16 6 A2XA12-17 6 30S0L W RSOAT 8		11	8US-1C4	11	8t S		GND			
100+#42/24 10-35 6 A2012-27 6 30SCL # EXTALM2 10 1029+42/2410-46 6 A1J02-77 6 30SCL # AUDALM1 8 175+42/2410-46 6 A1J02-10 6 30SCL # AUDALM1 8 175+42/2410-47 6 A1J02-10 6 30SCL # AUDALM2 8 756+42/2410-47 6 A1J02-10 6 30SCL # AUDALM2 8 1031+42/2410-47 6 A1J02-10 6 30SCL # CSALM6 8 1031+42/2410-47 6 A1J02-10 6 30SCL # CSALM6 8 1031+42/2410-47 6 A1J02-10 6 30SCL # CSALM6 8 1031+42/2410-47 6 A2/410-68 6 30SCL # CSALM6 8 104 A2/411-01 11 8L5-104 11 8LS GNO 8 35 A2/411-02 11 8L5-35 11 8US 45VDC 8 104 A2/411-01 6 A2/402-27 6 30SCL # RECOATA 6 8 1026 A2/411-02 6 A2/402-27 6 30SCL # RECOATA 6 8 1026 A2/411-12 6 A2/402-27 6 30SCL # RECOATA 6 6 6 1026 A2/411-12 6 A2/402-27 6 30SCL # RECOATA 6 6 6 6 6		11	BUS-35	11	BUS		+5VDC			
100+#42/24 10-35 6 A2012-27 6 30SCL # EXTALM2 10 1029+42/2410-46 6 A1J02-77 6 30SCL # AUDALM1 8 175+42/2410-46 6 A1J02-10 6 30SCL # AUDALM1 8 175+42/2410-47 6 A1J02-10 6 30SCL # AUDALM2 8 756+42/2410-47 6 A1J02-10 6 30SCL # AUDALM2 8 1031+42/2410-47 6 A1J02-10 6 30SCL # CSALM6 8 1031+42/2410-47 6 A1J02-10 6 30SCL # CSALM6 8 1031+42/2410-47 6 A1J02-10 6 30SCL # CSALM6 8 1031+42/2410-47 6 A2/410-68 6 30SCL # CSALM6 8 104 A2/411-01 11 8L5-104 11 8LS GNO 8 35 A2/411-02 11 8L5-35 11 8US 45VDC 8 104 A2/411-01 6 A2/402-27 6 30SCL # RECOATA 6 8 1026 A2/411-02 6 A2/402-27 6 30SCL # RECOATA 6 8 1026 A2/411-12 6 A2/402-27 6 30SCL # RECOATA 6 6 6 1026 A2/411-12 6 A2/402-27 6 30SCL # RECOATA 6 6 6 6 6				_				105		А
1029#42XA1C-4: 6 A1JC2-C7 E 20SCL W AUDALMI B 175#42XA10-46 6 A1JC2-11 E 3CSCL W AUDALMI B 756#2XA10-47 6 A1JC2-208 E 3CSCL W AUDALMI B 756#2XA10-47 6 A1JC2-208 E 3CSCL W ALMARST B 1031#42XA10-62 6 A2XA10-68 E 3OSCL W CSALMG B 957#2XA10-68 6 A2XA10-68 E 3OSCL W CSALMG B 957#2XA11-67 11 BLS-164 11 BLS GND B 104 A2XA11-62 11 BLS-35 11 BUS *5VDC B 1026#42XA11-62 6 A2XA02-58 6 3OSCL W RECDATA F 1026 A2XA11-12 6 A2XA02-69 E 3OSCL W RECDATA F 1026 A2XA11-17 6 A2XA02-69 E 3OSCL W RECDATA F 1026 A2XA11-17 6 A2XA02-69 E 3OSCL W RECDATA F </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>ICF</td> <td></td> <td>U</td>							-	ICF		U
100 ***********************************										8
1154424A10-47 6 A1JCZ-C8 € 3CSCL # AUDALM2 756#A2XA10-47 6 A1JCZ-C8 € 3CSCL # AUDALM2 756#A2XA10-47 6 A1JCZ-C8 € 3CSCL # AUDALM2 1031#A2XA10-48 6 A2XA10-68 € 3CSCL # CSALMG B 957 A2XA10-48 6 A2XA10-68 € 3CSCL # CSALMG B 104 A2XA11-C1 11 BLS-104 11 BLS GND B 1278#A2XA11-C2 11 BLS-104 11 BLS GND B 1064#A2XA11-C1 16 BLS-15 11 BUS *5VDC B 1064#A2XA11-12 6 A2XA2C-27 € 3OSCL # RESOATA 1064#A2XA11-15 6 A2XA2C-C8 € 3OSCL # REFUNDT 1026 A2XA11-26 6 A2XA12-17 € 3OSCL # RESOATA 50#A2XA11-27 6 A2XA12-17 € 3OSCL # RESUNT B 1026 A2XA11-26 6 A2XA12-16 6 3CSCL # RESTATT B			-							•
756+A2XA10-72 6 A1JC2-1C 6 20SCL W ALMRST 1031+A2XA1C-63 6 A2XA1C-35 6 30SCL W DSALMG B 657 A2XA1C-66 6 A2XA1C-66 6 30SCL W CSALMG B 104 A2XA10-68 6 A2XA1C-66 6 30SCL W CSALMG B 105 A2XA10-68 6 A2XA1C-66 6 30SCL W CSALMG B 104 A2XA11-C1 11 BLS-1C4 11 BUS +SVDC B 105 A2XA11-C2 11 BLS-1C4 11 BUS +SVDC B 105 A2XA11-12 6 A2XA2C-27 6 30SCL W RBSDATT B 1064+A2XA11-12 6 A2XA2C-27 6 30SCL W RECJATA F 1064+A2XA11-14 6 A2XA2C-27 6 30SCL W RXSYNRC TW2-1J26 B 500+A2XA11-14 6 A2XA12-17 6 30SCL W RXSYNRC TW2-1J26 B 501 A2XA11-24 6 A2XA12-17 6 30SCL W RSINT B B 502 A2XA11-24 6 A2XA12-17 6 30SCL W RSINT B B 507 A2XA11-25 6 A2XA12-31 6 3										
1031*A2XA1C-63 6 A2XA1C-35 6 30SCL W DSALMG 8 957 A2XA10-66 6 A2XA1C-66 6 30SCL W DSALMG 8 104 A2XA11-C1 11 BUS-1C4 11 BUS 6 SOSCL W DSALMG 8 104 A2XA11-C2 11 BUS-35 11 BUS *5VDC 8 105 A2XA11-C2 11 BUS-35 11 BUS *5VDC 8 1064*A2XA11-C1 6 A2XAC2-27 6 30SCL W RECDATA 8 1064*A2XA11-12 6 A2XAC2-27 6 30SCL W RECDATA 8 1026 A2XA11-15 6 A2XA2C-C9 6 30SCL W RECDATA 8 1026 A2XA11-15 6 A2XA12-17 6 30SCL W RXSYNRC TW2-1325 1026 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-25 6 A2XA12-16 6 30SCL W RSIGNT 8 1027 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-25 6 A2XA12-16 6 30SCL W RSIGNT 8 1027 A2XA11-26 6 A2XA12-17 6 30SCL W RSIGNT 9 <td>766 #A2XA10-47</td> <td>0</td> <td>AIJU2-UO</td> <td>C</td> <td>36366</td> <td></td> <td>AUDALILL</td> <td></td> <td></td> <td></td>	766 #A2XA10-47	0	AIJU2-UO	C	36366		AUDALILL			
1031*A2XA1C-63 6 A2XA1C-35 6 30SCL W DSALMG 8 957 A2XA10-66 6 A2XA1C-66 6 30SCL W DSALMG 8 104 A2XA11-C1 11 BUS-1C4 11 BUS 6 SOSCL W DSALMG 8 104 A2XA11-C2 11 BUS-35 11 BUS *5VDC 8 105 A2XA11-C2 11 BUS-35 11 BUS *5VDC 8 1064*A2XA11-C1 6 A2XAC2-27 6 30SCL W RECDATA 8 1064*A2XA11-12 6 A2XAC2-27 6 30SCL W RECDATA 8 1026 A2XA11-15 6 A2XA2C-C9 6 30SCL W RECDATA 8 1026 A2XA11-15 6 A2XA12-17 6 30SCL W RXSYNRC TW2-1325 1026 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-25 6 A2XA12-16 6 30SCL W RSIGNT 8 1027 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT 8 1027 A2XA11-25 6 A2XA12-16 6 30SCL W RSIGNT 8 1027 A2XA11-26 6 A2XA12-17 6 30SCL W RSIGNT 9 <td>75688228410-52</td> <td>6</td> <td>A1.102-10</td> <td>6</td> <td>305CL</td> <td>W</td> <td>ALMRST</td> <td></td> <td></td> <td></td>	75688228410-52	6	A1.102-10	6	305CL	W	ALMRST			
GG7 A2XA10-6E G A2XA10-6B E 3CSCL # CSALMG B GG7 A2XA10-6E G A2XA1C-6G G 30SCL # CSALMG B 104 A2XA11-C1 11 BLS-1C4 11 BLS GND B 35 A2XA11-C2 11 BLS-35 11 BUS +5VDC B 1064 A2XA11-12 G A2XAC2-27 E 30SCL # RBSDATT B 1064 A2XA11-12 G A2XAC2-27 E 30SCL # RECOATA F GRA A2XA11-14 G A2XAC2-27 E 30SCL # RECOATA F GRA A2XA11-15 G A2XA2C-C9 E 30SCL # RECOATA F GRA A2XA11-14 G A2XA2C-C9 E 30SCL # RECOATA F GRA A2XA11-26 G A2XA12-16 G 30SCL # RECOATA F GS04 A2XA11-27 G A2XA12-17 E 30SOL # RECOST G GS1 A2XA11-24 G A2XA12-16 G 30SOL # RSIGNT G G93 A2XA11-25 G A2XA12-16 G 30SOL # RIFANT B G93 A2XA11-26 G A2XA12-16 G 30SOL # RIFANT B G93 A2XA11-26 G A2XA12-16 G 30SOL # RIFANT B G93 A2XA11-26 G A2XA12-31 E 30SOL # RIFANT B G75 A2										
677#A2XA10-68 6 A2XA1C-66 6 30SCL * CSALMG 8 104 A2XA11-C1 11 BLS-1C4 11 BLS GND 8 35 A2XA11-C2 11 ELS-25 11 BUS +5VDC 8 1064#A2XA11-C2 6 A2XAC2-27 6 30SCL * REDATA 8 1064#A2XA11-12 6 A2XAC2-27 6 30SCL * REDATA 8 1026#A2XA11-14 6 A2XAC2-27 6 30SCL * REDATA 8 1026 A2XA11-15 6 A2XAC2-27 6 30SCL * REDATA 8 1026 A2XA11-16 6 A2XAC2-27 6 30SCL * REDATA 8 1026 A2XA11-17 6 A2XAC2-27 6 30SCL * REDATA 8 1026 A2XA11-16 6 A2XAC2-27 6 30SCL * REDATA 8 1026 A2XA11-16 6 A2XAC2-27 6 30SCL * REDATA 8 1026 A2XA11-17 6 A2XA12-16 6 30SCL * REDATA 8 1027 A2XA11-26 6 A2XA12-1F 6 30SCL * RESET 8 8 1027 A2XA11-26 6 A2XA12-1F 6 30SCL * RESET 8 8 1027 A2XA11-26 6 A2XA12-31 6 3CSCL * RESET 8 8 1027 A2XA11-26 6 A2XA12-31 6 3CSCL * RESET	• · ·	-		-			CSALMG			
104 A2XA11-C1 11 BLS-1C4 11 BUS GND B 35 A2XA11-C2 11 BUS-35 11 BUS +5VDC B 10264PA2XA11-CP 6 A2XAC2-27 6 30SCL W RBSDATT B 1064#A2XA11-12 6 A2XAC2-27 6 30SCL W RECJATA F 10264#A2XA11-12 6 A2XAC2-27 6 30SCL W RECJATA F 1026 A2XA11-12 6 A2XAC2-C5 6 30SCL W RXSYNRC TW2-1025 B 550#A2XA11-17 6 A2XA12-16 6 30SCL W RXSYNRC TW2-1025 B 591 A2XA11-22 6 A2XA12-17 6 30SCL W RXSYNRC TW2-1025 B 593 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT B B 593 A2XA11-25 6 A2XA12-69 6 30SCL W RLFCURC B B 1027 A2XA11-26 6 A2XA12-31 6 30SCL W RLFCURC B B 1027 A2XA11-35 6 A2XA12-42 6 30SCL W R05BRT B B 554 A2XA11-36 6 A2XA12-31 6 30SCL W R05BRT B B 1026 A2XA11-37 7 A2XA2C-37 7 30SCL W R05BRT B B 1027 A2XA11-37 7 A2XA2C-37 7 30SCL W R05BR		-		6	30 SCL	le -	ESALMG			
35 AZAA11-C2 11 6 AZAA7-58 6 30SCL W RBSDATT B 1028#AZXA11-12 6 AZXAC2-27 E 30SCL W RECJATA F 1064#AZXA11-12 6 AZXAC2-27 E 30SCL W RECJATA F 1026 AZXA11-12 6 AZXA2C-C3 E 30SCL W RECJATA F 1026 AZXA11-15 6 AZXA2C-C3 E 30SCL W RECJATA F 1026 AZXA11-17 6 AZXA2C-C3 E 30SCL W REJUNDT B 1026 AZXA11-23 6 AZXA12-17 E 30SOL W RSIGNT B 591 AZXA11-24 6 AZXA12-1F 6 30SOL W RIFCURC B 1027 AZXA11-25 6 AZXA12-1F 6 30SOL W RIFCURC B 1027 AZXA11-35 6 AZXA12-31 E 30SOL W REFURC B 554 AZXA		11	BL 5-1C4	11	8 U S		GND			8
35 AZAA11-C2 11 6 AZAA7-58 6 30SCL W RBSDATT B 1028#AZXA11-12 6 AZXAC2-27 E 30SCL W RECJATA F 1064#AZXA11-12 6 AZXAC2-27 E 30SCL W RECJATA F 1026 AZXA11-12 6 AZXA2C-C3 E 30SCL W RECJATA F 1026 AZXA11-15 6 AZXA2C-C3 E 30SCL W RECJATA F 1026 AZXA11-17 6 AZXA2C-C3 E 30SCL W REJUNDT B 1026 AZXA11-23 6 AZXA12-17 E 30SOL W RSIGNT B 591 AZXA11-24 6 AZXA12-1F 6 30SOL W RIFCURC B 1027 AZXA11-25 6 AZXA12-1F 6 30SOL W RIFCURC B 1027 AZXA11-35 6 AZXA12-31 E 30SOL W REFURC B 554 AZXA										8
1 (28#22x11-CP 6 A2xAC2-27 6 305CL # RECJATA 1064#A2xA11-12 6 A2xAC2-27 6 305CL # RECJATA 1026 A2xA11-14 6 A2xAC2-27 6 305CL # RECJATA 1026 A2xA11-14 6 A2xAC2-27 6 305CL # RECJATA 1026 A2xA11-15 6 A2xA2C-C3 6 305CL # RECJATA 1026 A2xA11-17 6 A2xA10-31 6 305CL # RECJATA 591 A2xA11-22 6 A2xA12-17 6 305CL # RECJATA 592 A2xA11-24 6 A2xA12-1F 6 305CL # REGUT 593 A2xA11-25 6 A2xA12-69 6 305CL # REGURC 593 A2xA11-26 6 A2xA12-69 6 305CL # RESURC 1027 A2xA11-26 6 A2xA12-69 6 305CL # RESURC 594 A2xA11-26 6 A2xA12-69 6 305CL # RESURC 1027 A2xA11-26 6 A2xA12-24 6 305CL # RESURC 595 A2xA11-26 6 A2xA12-24 6 305CL # RESURC 595 A2xA11-27 7 A2xA2C-37 7 305CL # RESURC 1026 A2xA11-27 7 A2xA2C-37 7 305CL # RESURC 8 1027 A2xA11-37 7 A2xA2C-37 7 305CL # RESURC 8 1027 A2xA11-37 7 A2xA2C-37 7 305CL # RESURC 8 1027 A2xA11-37	35 A2XA11-C2		-			• .				
1064#A2xA11-12 6 A2xA02-21 C 305CL W RLFUNDT 1026 A2xA11-14 6 A2xA12-66 6 305CL W RLFUNDT 1026 A2xA11-15 6 A2xA2C-C9 E 305CL W RXSYNRC TW2-1325 B 590 A2xA11-22 6 A2xA12-17 E 305CL W RXSYNRC TW2-1325 B 591 A2xA11-23 6 A2xA12-17 E 305CL W RXSGNT B 593 A2xA11-24 6 A2xA12-17 E 305CL W RXSGNT B 593 A2xA11-25 6 A2xA12-17 E 305CL W RLFCURC B 1027 A2xA11-24 6 A2xA12-49 E 305CL W RLSYNRT TW2-1327 E 554 A2xA11-35 6 A2xA12-44 E 305CL W R6SBRT B E E E E 1026 A2xA11-37 7 A2xA2C-37 7 305CL BK <td< td=""><td></td><td>-</td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td></td<>		-	-							-
1026 A2XA11-14 6 A2XA2C-C9 6 30SCL W RXSYNRC TW2-1026 B 1026 A2XA11-15 6 A2XA2C-C9 6 30SCL W RXSYNRC TW2-1026 B 591 A2XA11-23 6 A2XA12-17 6 30SCL W RSIGNT B 691 A2XA11-24 6 A2XA12-17 6 30SCL W RSIGNT B 692 A2XA11-24 6 A2XA12-16 6 30SCL W RTRANT B 693 A2XA11-24 6 A2XA12-16 6 30SCL W RTRANT B 1077 A2XA11-25 6 A2XA12-16 6 30SCL W RTRANT TW2-1027 B 1077 A2XA11-26 6 A2XA12-41 6 30SCL W RBSRT B B 554 A2XA11-27 7 A2XA2C-37 7 30SCL W RBSRT B B 555*A2XA11-27 7 A2XA2C-37 7 30SCL W RBSRT B B 1026 A2XA11-27 7 A2										
SOURAZXAII-17 6 A2XAI0-31 6 3CSCL W LOSSLTC B SOURAZXAII-17 6 A2XAI2-17 6 3OSCL W RSIGNT B SOURAZXAII-22 6 A2XAI2-17 6 3OSCL W RSIGNT B SOURAZXAII-24 6 A2XAI2-17 6 3OSCL W RSIGNT B SOURAZXAII-24 6 A2XAI2-16 6 3CSCL W RTRANT B SOURAZXAII-25 6 A2XAI2-69 6 3OSCL W RLFCURC B 1027 A2XAI1-36 6 A2XAI2-69 6 3CSCL W RLFCURC B SS4 A2XAI1-36 6 A2XAI2-69 6 3CSCL W RLFCURC B SS4 A2XAI1-36 6 A2XAI2-69 6 3CSCL W RESBRC B SS5*A2XAI1-36 6 A2XAI2-42 6 3OSCL W RESBRT B SS5*A2XAI1-36 6 A2XAI2-24 6 3CSCL W RESBRT B SS5*A2XAI1-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1026 B 1026 A2XAI1-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1027 B SIZE COCE IDENT NC. ISIZE COCE IDENT NC. ISIZE COCE IDENT NC. REV		-					• • = •	T#2-102	25	
\$90 # A2XA11-17 6 A2XA10-17 6 3050L W RSIGNT 8 \$91 A2XA11-22 6 A2XA12-17 6 3050L W RSIGNT 8 \$92 A2XA11-24 6 A2XA12-17 6 3050L W REFOURC 8 \$93 A2XA11-25 6 A2XA12-69 6 3050L W REFOURC 8 \$93 A2XA11-24 6 A2XA12-69 6 3050L W REFOURC 8 \$1027 A2XA11-24 6 A2XA12-69 6 3050L W REFOURC 8 \$1027 A2XA11-24 6 A2XA12-21 6 3050L W RESONT 7 7 \$54 A2XA11-35 6 A2XA12-31 6 3050L W RESONT 7 8 \$55*A2XA11-36 6 A2XA12-24 6 3050L W RESONT 8 8 \$65 A2XA11-36 6 A2XA07-42 6 3050L W RESONT 8 8 \$65 A2XA11-36 6 A2XA07-42 6 3050L W RESONT 8 8 \$65 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1026 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO SM-A-759628 <td< td=""><td>LUZO AZAAII-IS</td><td>0</td><td>HEAHEC CO</td><td>•</td><td>50000</td><td></td><td></td><td></td><td></td><td></td></td<>	LUZO AZAAII-IS	0	HEAHEC CO	•	50000					
S91 A2XA11-22 6 A2XA12-17 E 30SOL W RSIGNT B S92 A2XA11-24 6 A2XA12-1F 6 3CSCL b RTRANT B S93 A2XA11-25 6 A2XA12-69 E 30SOL W RLFCURC B 1077 A2XA11-34 6 A7XA7C-66 E 3CSCL b RXSYNRT TW2-1027 E S54 A2XA11-35 6 A2XA12-31 E 3CSCL b RXSYNRT TW2-1027 E S54 A2XA11-35 6 A2XA12-31 E 3CSCL b RXSYNRT TW2-1027 E S55*A2XA11-36 6 A2XA17-24 E 3OSCL W RBSBRT B S55*A2XA11-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1026 B 1026 A2XA11-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1027 E SIZE COCE IDENT NC. IDENT SYNC J SIZE COCE IDENT NC. REV HIGHEST WIRE NUMBER IS 1C7C A 8CC63 SM-A-75'9528 F <td>550#A2XA11-17</td> <td>6</td> <td>A2XA10-31</td> <td>6</td> <td>3CSCL</td> <td>1</td> <td>LOSSLTC</td> <td></td> <td></td> <td></td>	550#A2XA11-17	6	A2XA10-31	6	3CSCL	1	LOSSLTC			
\$42 A2XA11-24 6 A2XA12-17 6 3050L W RLFCURC 8 \$93 A2XA11-25 6 A2XA12-69 6 3050L W RLFCURC 8 1027 A2XA11-34 6 A2XA2C-66 6 3050L W RLFCURC 8 \$54 A2XA11-35 6 A2XA12-31 6 3050L W RLFCURC 8 \$55*A2XA11-35 6 A2XA12-31 6 3050L W RESBRC 8 \$55*A2XA11-36 6 A2XA07-42 6 3050L W RESBRT 8 \$55 A2XA11-36 6 A2XA12-24 6 3050L W RESBRT 8 \$55 A2XA11-36 6 A2XA12-24 6 3050L W RESBRT 8 \$1026 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1026 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO TW2-1027 8 \$1027 A2XA11-37 7 A2XA20-37 7 3050L BK GNO \$ 8		6	A27412-17	£	30SCL	W	RSIGNT			
493 A2XA11-25 0 A2XA12-37 C SOUCL A ACXSYNRT TW2-1027 E 1077 A2XA11-34 6 A7XA7C-46 G SCCL A RXSYNRT TW2-1027 E 554 A2XA11-35 6 A2XA7C-42 E 30SCL A RESBRC E 555* A2XA11-36 6 A2XA7-42 E 30SCL W RBSBRT B 555 A2XA11-36 6 A2XA12-24 6 3CSCL W RBSBRT E 1026 A2XA11-37 7 A2XA2C-37 7 3CSCL BK GNO TW2-1026 B 1027 A2XA11-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1027 E 1027 A2XA11-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1027 E SIZE COCE IDENT NC. F HIGHEST WIRE NUMBER IS 1070 A A A SM-A-759628 F	592 A2XA11-24	6	A2XA12-1F	6	3CSCL	h.				
1077 A2XA11-24 6 A2XA2CEC6 E SCOLE # RASHAR FACE FOR	593 A2XA11-25	6	A27412-69	6						
554 #2X#11-35 6 #2X#17-31 C SOCL W #858RT B 555#A2XA11-36 6 A2X#12-24 6 3CSCL W #858RT B 1026 A2XA11-37 7 A2X#2C-37 7 3CSCL BK GNO TW2-1026 B 1027 A2XA11-37 7 A2X#2C-37 7 3OSCL BK GNO TW2-1027 B 1027 A2XA11-37 7 A2X#2C-37 7 3OSCL BK GNO TW2-1027 B 1027 A2X#11-37 7 A2X#2C-37 7 3OSCL BK GNO TW2-1027 B ISIZE COCE IDENT NC. F HIGHEST WIRE NUMBER IS 1070 A AC63 SM-A-759528 F	1027 A2XA11-34	6	AZXAZC-C6	ć	30301	6	R X SY NR T	TW2-1-J2	<u>:</u> /	C
554 #2X#11-35 6 #2X#17-31 C SOCL W #858RT B 555#A2XA11-36 6 A2X#12-24 6 3CSCL W #858RT B 1026 A2XA11-37 7 A2X#2C-37 7 3CSCL BK GNO TW2-1026 B 1027 A2XA11-37 7 A2X#2C-37 7 3OSCL BK GNO TW2-1027 B 1027 A2XA11-37 7 A2X#2C-37 7 3OSCL BK GNO TW2-1027 B 1027 A2X#11-37 7 A2X#2C-37 7 3OSCL BK GNO TW2-1027 B ISIZE COCE IDENT NC. F HIGHEST WIRE NUMBER IS 1070 A AC63 SM-A-759528 F		_			2050	۲.	0 8 C 80 C			e
\$55#A2XA11-26 6 A2XA17-24 6 3CSCL W RBSBRT E 1026 A2XA11-27 7 A2XA2C-37 7 3CSCL BK GNO TW2-1026 B 1027 A2XA11-37 7 A2XA2C-37 7 3OSCL BK GNO TW2-1027 B 1027 A2XA11-37 7 A2XA2(-37) 7 3OSCL BK GNO TW2-1027 B (SYNTH & BIT SYNC) SIZE COCE IDENT NC. HIGHEST WIRE NUMBER IS 1070 SM-A-759628 F										
1026 A2XA11-27 7 A2XA20-37 7 3CSCL BK GND TW2-1026 B 1027 A2XA11-37 7 A2XA2(-37 7 3OSCL BK GND TW2-1027 B (SYNTH & BIT SYNC) SIZE COCE IDENT NC. HIGHEST WIRE NUMBER IS 1070C A 80063 SM-A-759528 F		-		-	+ +		· · · _			
1027 A2XA11-37 7 A2XA2(-37 7 30SCL BK GND TW2-1C27 E (SYNTH & BIT SYNC) SIZE COCE IDENT NC. REV HIGHEST WIRE NUMBER IS 1CTC A 8CC63 SM-A-759528 F								TH2-102	26	8
EGHEST WIRE NUMBER IS ICTC A 8CC63 SM-A-759528 F	-							TW2-102	27	е
SIZE COCE IDENT NC. REV HIGHEST WIRE NUMBER IS 1070 A 80063 SM-A-759628 F	IU// #CAMIL-J/	,	ALCOLU DI	·						
SIZE COCE IDENT NC. REV HIGHEST WIRE NUMBER IS 1070 A 80063 SM-A-759628 F										
HIGHEST WIRE NUMBER IS ICTC A 8CC63 SM-A-759528 F			_					SYNTH &	PIL PANC 1	
HIGHEST WIRE NUMBER IS ILIC A BUUDS STATUTE			SIZ	CE COC	E IDEN	T N				NEV
HIGHEST WIKE KOMEEK IS JUIL A JUUUS	NTONEST NOR A	114000	15 1050		85563			S M	4-759528	F
SHEET 37	MICHESI WIKE N	UTEEK	is it it if	•	00000					
SHEET 37										
									SHEET	37

WIRE NO.	FFCP END	TERM	TO ENC	TERM	CCLOF		KEF NCDE	N O T E	REMARKS	R E V
104	A2XA11-37	11	865-164	11	eus		GND			8
35	A2XA11-38	11	BUS-2€	11	BUS		+5 VDC			8
-	A2XA12-C1		BUS-1C4		BLS		GND			6
	A2XA12-C2		BUS-35		BUS		+5VDC			6
844	A2XA12-C7	6	A2 XA 13-08	e	3CSOL	M	RDAC-3			
	A2XA12-CE	-	A2XA13-C6		30SCL		RDAC-1			
	A2XA12-11		A2XA13-05		30 SCL		RCAC-4			
	A2XA12-14		A2XA13-10		20 SOL		RCAC-5			•
	A2XA12-15		A2XA12-16		3CSCL		RSIGNT			8
10174	A2XA12-16	0	A2X412-15	c	3CSOL		RSIGNT			B
	A2XA12-16		A2>A12-17		ZOSEL		RSIGNT			8
	A2XA12-17		A2XA11-23		30SCL		PSIGNT			B
	A2XA12-17		A23A12-16		30SCL		PSIGNT			B
	A2XA12-18 A2XA12-20		A2>A11-24 A2XA13-07		305CL 305CL		RTRANT FCAC-2			8
600	ACAAL2-20	0	A2X813-01	C	JUJUL	-	ru#L-2			
	A7XA12-24		A2XA11-36		3CSCL		PBSBRT			8
	A2XA12-30	-	A2XA13-11		30SCL		RDAC-6			
	A2XA12-31	-	A2XA11-35	-	30 SCL	-	FBSBRC			e
	A2XA12-31		A2XA13-15		30SCL		RBSBRC			
C 20	A2XA12-33	0	A2XA12-13	e	30 SCL		RCAC-7			
5824	A2XA12-34	7	AZXACS-15		30 SCL	۷	-15VCC			8
	A2XA12-34		8US-EE4		els		-15VDC			
	A2XA12-37		BLS-1C4		BLS		GND			8
	A2XA12-38		805-35		BLS		+5VDC			8
2844	##2XA12-66	Ċ.	A2XA11-14	0	30.SCL	h	RLFUNDT			8
881	A2XA12-68	6	A2XA12-12	6	30 SCL		R C AC-8			
5934	A2XA12-69	6	A2XA11-25	٤	30SCL	W	RLFOURC			B
-	A2XA12-70		8US-E64		BLS		-15VDC			
	A2XA13-C2		ELS-25		BUS		+5 VD C			8
8924	A2XA13-CE	6	A2XA12-CE	6	30 SCL	h	REAC-1			
E884	A2XA13-07	ć	A2)A12-20	6	30 SCL	10	R [AC-2			
	A2XA13-CE	-	A2XA12-C7	é	30SCL		PDAC-3			
	A2XA13-C9		A2XA12-11			•	REAC-4			
	A2XA13-10		A2XA12-14		3CSCL		RCAC-5			
69/4	A2XA13-11	C	A2>A12-30	c	30 SOL	W	REAC-6			
8814	A2XA13-12	£	4 2 XA 1 2- 68	6	30SCL	'n	RCAC-8			
886	A2XA13-13	6	A2XA12-33		3CSCL		RDAC-7			
	##2XA13-15		A27A(7-56		30SOL					
	A2XA13-15	-	A2XA12-31		JCSCL	M	PBSBRC			
853	A2XA13-17	11	GNC FLS-853	5 11	BUS		GND			
								CMM THA	ATT EV SE A	
			\$121	coce	E IDENT	N		STRIPT 6	BIT SYNC J	REV
FIGHE	ST WIRE NU	MBER I	IS 1070 A		ECC63			5 m -	1-759628	F
				-		_			SHEET 3	8
				Ch	ange 1	В-:	38			

N IRE NC.	FRCM END	TERM	ENC	TO TER	l M	CCLCP TTEM	REF NODE	N D T REHARKS E	R E V
	A2XA13-18		GNC ELS-			elS	GND		
	A2XA13-19		GNC ELS-		1	eus	GND		
883	A2XA13-20	6	A2X#14-2	8	é	BOSCL BK	RTN	TW2-993	
856	42X413-2C	11	GNC BLS-	E56 1	. L	Βις	GND		
864	A7XA13-34	11	8L S- E64	1	1	8LS	-15VDC		
848	#2X#13-36	11	BL 5-E48	1	1	BUS	+1 5VDC		
35	A2 XA 13 - 38		8LS-35		.1	ELS	+5 VOC		9
853	A2XA13-12	11	GNC ELS-	853 1	1	aus	GND		
854	A2XA13-54	11	GNE BLS-	854 1	1	eus	GND		
855	A2XA13-55	11	GNC ELS-	855 1	. 1	BUS	GND		
8 56	A2XA13-56	11	GNC ELS-	-256 L	.1	8US	GND		
883	A2XA13-64	6	A 2 XA 1 4-2	7	ć	30SCL 🖌	RBSBSSC	TH2-893	
864	A2XA13-7C	11	815-664	1	. 1	eu s	-15VOC		
848	A2XA13-72	11	8US-848			BLS	+15VDC		
9474	A7XA14-15	14	ACAPTER	547 1	4	183 SHLC	GND	COAX	
	A2XA14-16		ACAPTER				P15M1X	CDAX	
	= 42X 414 - 17	14	ACAPTER	547 1	4	188 SHLD	GND	CCAX	
F#3	A2XA14-17	11	GNC ELS-	853 1	1	8US	GND		
854	42XA14-18	11	GNC ELS-	es4 1	1	eus	GND		
8 55	▲2×A14-19	11	GNC ELS-	655 1	1	els	GND		
	A7X414-20		ACAPTER			128 SHLD		COAK	
	A2XA14-20		GNC ELS-			8LS -	GNO		
	A2X414-21		ACAPTER	E61 1		158 CTR	FVCCNT	CCAX	
861*	A7XA14-22	15	ACAPTER	861 1	5	183 S⊢LO	GND	COAX	
1634	#2XA14-27	6	422413-6	4	£	3CSCL W	RESESSC	T # 2- 8 E 3	
	A2XA14-28		A2XA13-2			30SCL EK		TH2-893	
	#2XA14-25		ACAPTER	860 1		168 SHLD	GND	COAX	
	A2XA14-3C		ACAFTER	86C 1	-		RVCC	CCAX	
	A2XA14-31		ACAPTER			188 SHLD	-	COAX	_
864	A2XA14-24	11	∂LS - <i>€€</i> 4	1	1	els	-15V DC		8
	A2XA14-36		٥٤ 5- ٤48		-	als	+15VCC		
	22XA14-51	-	ACAPTER			188 SHLD		COAX	
	A2XA14-52	-	ACAFTEP	547 1		-	R 15M 1X	CCAX	
	A2XA14-53		ACAPTER			163 SHLD		XADO	
853	A2XA14-52	11	GNC ELS-	823 1	1	BUS	GND		
-	42×414-54		GAC BUS-		-	eus	GNU		
	A2XA14-55		GNC ELS-			BLS	GND		
	A2XA14-56					198 SHLC	-	CGAX	
	A2XA14-56						GND		
861*	A2XAL4-57	15	ACAFTER	861 1	Ë.	188 CTR	RVCENT	CCAX	
			S	IZE CC	c =	IDENT NO	-	SYNTH & BIT SYNC)	RE
	ST FIRE NU	Naco 1	6 1076			20063		54-2-757528	F

WIRE NC.	F END	RCM	TEPM	ENC	10 T	er M		LOR Tem	REF NODE	N C T E	REMARKS	R E V
861 *	A2XA14	-58	15	ACAPTE	R 861	15	188	SHLD	GND	COAX		
860*	AZXA14	-65		ACAPTE		15	188	SHLD	GND	COAX		
\$60 *	AZXA14	-éć	15	ACAPTE	R 860	15	188	CTR	8700	COAX		
860*	A2X A1 4	-ć7	15	ACAFTE	F 860	15	188	SHLD	GND	COAX		
864	A2XA14	-7C	11	BLS-EE	4	11	8L S		-15VDC			
610		• •	•••		•							
	A2XA14			ELS-E4			BLS	6.VI 0	+15VDC	6 3 A M		
	A2XA15 A2XA15			ACAPTE			160	SHLD	GND FM1X0	COAX		
	AZXA15	. –		ALAPTE		_		SHLD		CO AX Co Ax		
	AZXALS		-	ACAFIE				SHLD		CUAX		
		• •	• •			• •		5, 25	0.002	U UNA		
\$47 # .	#2 X A 1 5	-06	14	ACAFTE	R 547	14	188	CTR	R15M1X	CCAX		
947*	AZXAL5	-(7	14	ACAPTE	R 947	14	188	SHLD	GND	COAX		
SC4#/	A2XA15	-08		ACAPTE		_		SHLD	GND	CCAX		
	A2XA15			ACAPTE	_		188		R45M1X	COAX		
504 *	A2XA15	-10	14	ACAFTE	R 904	14	188	SHLD	GND	CCAX		
6.63	A-1 X A 1 E	- 17		Chr. au	6-063	•••	8. C		C + 13			
	A2XA15 A2XA15			GND PU			els BUS		GND GND			
	AZXA15		-	GND FL			BUS		GND			
	AZXA15	-		GNC EL	-		BUS		GND			
	A2XA15			PLS-EE			ELS		-15yDC			
848	AZXA15	-3£	11	815-84			eus		+15V0C			
903 * /	A2XA15	-38	14	ACAPTE	R 903	14	188	SHLD	GND	COAX		
	A2XA15	-		ACAFTE					SM1XC	CCAX		
	AZXA15			ACAFTE	-			SHLO		COAX		
947*/	A2XA15	- 41	14	ACAPTE	K 547	14	188	SHLD	GND	COAX		
647±/	A2XA15	-47	14	ACAFIE	D C47	14	188	C T P	R15M1X	COAX		
	A2XA15			ACAPTE				SHLD		CCAX		
	A2XA15			ACAPTE				SHLD		CUAX		
	AZXA15			ACAPTE	-		188		R45M1X	COAX		
904*	AZXA15	-46	14	ACAPIE	R 904	14	188	SHLD	GND	COAX		
	A2XA15			GNC EL			9 L S		GND			
	A2XA15	-		GNC EL			BLS		GND			
	AZXA15			GNE EL			BUS		GND			
	A2XA15			GND PL	• • •		BUS		GND			
204 /	A2XA15	-70	11	PLS-Ee	4	11	BUS		-15VCC			
848	A2XA15	- 72	11	BUS-E4	8	11	BUS		+15VDC			
	A2X 4 16			ACAPTE				SHLD	-	COAX		
	AZXA16			ACAPTE			188		R45MA	CUAX		
	A7XA16			ACAFTE				-		COAX		
E53 /	AZXA16	- 17	11	GNC EL	5-8 53	11	8 L S		GND			
									C	SYNTH &	ALT SYNC)	
					SIZE (CCE	108	ENT NO				REV
		.			-					- 1ª		-
HIGHE	ST WIR	F NUM	HER I	\$ 1070	۵		8008	: 3		54-	4-759528	F

WIRE NO.	FPCP ENC	TERM	TO ENC T	er þ	COLOR ITEM	KEF NODE	N D T E	REMARKS	R E V
855 856 904	A2XA16-18 A2XA16-15 A2XA16-20 *A2XA16-21 *A2XA16-22	11 11 14		11 11 14	BLS BUS BLS 188 SFLC 188 CTR	GND GND GND GND R45M1X	COAX COAX		
504 502 902 502		14 14 14 14	ACAPTER 904 ACAPTER 902 ACAFTER 902 ACAFTER 902 ACAPTER 502	14 14 14 14	188 SHLD 188 SHLC	GND GND R45MVC 2	COAX COAX COAX COAX		
E48 9091 5091 5091	A2XA16-34 A2XA16-36 A2XA16-48 A2XA16-45 A2XA16-50 A2XA16-53	11 14 14 14	ACAFTER 909	11 14 14 14	els 188 Shld	+15VDC GND R 45MA	COAX COAX COAX		
854 855 856 904	A2XA16-54 A2XA16-55 A2XA16-56 *A2XA16-57 *A2XA16-57	11 11 11 14	GND BLS-854 GND BLS-855 GND BLS-856 ACAPTER 904	11 11 11 14	EUS BUS BUS 188 SHLC	GND GND GND	COAX COAX		
502 502 902	*A2XA16-55 *A2XA16-65 *A2XA16-66 *A2XA16-67 A2XA16-70	14 14 14	ACAFTER 502 ACAFTER 902	14 14 14	188 SHLC 188 SHLD 188 CTR 188 SHLD BLS	GND R4 5M VC D	COAX COAX COAX COAX		
853 854 855	A2XA16-72 A2XA17-17 A2XA17-18 A2XA17-19 A2XA17-20	11 11 11	BLS-648 GND ELS-853 GNC ELS-654 GND ELS-655 GNC ELS-656	11 11 11	BUS BUS BUS BUS BUS	+15VDC GNC GNU GND GND GND			8 8 8
848 853 854	A2XA17-34 A2XA17-36 A2XA17-53 A2XA17-53 A2XA17-54 A2XA17-55	11 11 11	ELS-E64 BUS-643 GNC ELS-853 GND ELS-854 GNC ELS-855	$\begin{array}{c}11\\11\\11\end{array}$	ELS ELS ELS BLS BLS	-15VDC +15VDC GND GND GND GND			8 8 8 8 8
864 848 850	A2 XA 17 - 56 A2XA 17 - 7C A2 XA 17 - 72 A2XA 18 - 02 A2 XA 18 - C4	11 11 11	CNC PLS-856 ELS-864 BUS-848 PLS-850 BUS-765	$\begin{array}{c}11\\11\\11\end{array}$	BLS BUS BLS BUS BUS	GND -15VDC +15VDC +5VDC -5VDC			8 8 6
			SIZE	cool	E IDENT N		SYNTH &	BIT SYNC)	PEN

PEV

FIGHEST WIRE NUMBER IS 1070 A BCOES SM-A-759528 F

SHEET 41

wjre NC.	FRCM End	TERM	TO EN C	t er p	CCLOR ITEM	REF NODE	N O T REMARKS E	R E V
854 855 10144	A2XA18-17 A2XA18-18 A2XA18-15 A2XA18-20	11 11 6	GNC ELS-853 GND BLS-854 GND ELS-655 Aljc1-38	11 11 6		GND GND GND RS YNGND	T W 2- 8 5 9	8
\$00 1020	A2 XA18-20 A2 XA18-21 A2XA18-22 A2XA18-23	6	GNC ELS-856 A2XA18-23 A2XA20-23 A2XA18-21	6	BLS 30SCL W 30SCL W 30SCL W	GND RSAMP RDUMP RSAMP		8
1014	A2XA18-23 A2XA18-25	é	A2XA23-35 A1JC1-37	é	3CSCL W 3CSCL W	RSAMP RSYNTST	TW2-1014	6
5021 5021 864	A2XA18-29 A2XA18-30 A2XA18-31 A2XA18-34 A2XA18-34 A2XA18-36	14 14 11	ACAPTER 90	2 14 2 14 11	188 SHLC	R45MVC0	CDAX COAX CCAX	
705 853 854	A2XA18-38 A2XA18-4C A2XA18-53 A2XA18-54	11 11 11	205-850 815-705 GND 215-853 GNC 215-854	11 11 11	BL S	+ 5V DC 5 VD C GND GND		
£56 502+ 502+	A2XA18-55 A2XA18-56 A2XA18-65 A2XA18-66	11 14 14	ACAPTER 902	11 2 14 2 14	186 SHLD 188 CTR	R45MVCO	COAX COAX	B B
848	A2XA18-67 A2XA18-7C A2XA18-7C A2XA13-72 A2XA19-C2	11 11	ACAPTER 902 BLS-FE4 ELS-E48 BUS-E50	11 11	188 SHLD BLS EUS BLS	-15VDC +15VDC +5VCC	COAX	в
705 853 854	A2XA19-C4 A2XA19-17 A2XA19-18	11 11 1011	PL 5-765 GND BLS-853 GND ELS-854	11 11 11	EUS BLS BLS	-5VEC GND GND		8 8 8
E 56 864 E48	A2XA19-15 A2XA19-20 A2XA19-34 A2XA19-36 A2XA19-38	11 11 11	GNC ELS-855 GNC FLS-856 PLS-864 RLS-848 BUS-850	11 11 11	BUS BUS BUS BUS BUS	GND GND -15VDC +15VDC +5VDC		8 8 8 8 8
853 854 855	A2XA19-4C A2XA19-53 A2XA19-54 A2XA19-55 A2XA19-55	11 11 11	PLS-7(5 GND BLS-853 GNC PLS-854 GND ELS-855 GNC PLS-856	11 11 11	ALS BLS BLS BUS BUS BLS	-5VDC GND GND GND GND		8 8 8 8 8
			S I Z E	co c i	E IDENT NO		SYNTH & BIT SYNC J	REV
⊢Існе	ST WIRE NU	мвер 1	IS 1070 D		80063		SM-#-759628	F

#64 A2XA19-70 11 BUS-EE4 11 BLS -15VDC #64 A2XA19-72 11 BLS-E48 11 BUS +15VDC #50 A2XA20-C2 11 RUS-E50 11 BLS +5VDC 705 A2XA20-C4 11 BLS-7C5 11 BUS -5VDC 1027*A2XA20-C6 6 A2XA11-34 6 30SCL W RXSYNRT TW2-1027 1C19 A2XA20-C7 6 A2XA11-34 6 30SCL W RXSYNRC TW2-1026 1026*A2XA20-C7 6 A2XA11-15 6 30SCL W RXSYNRC TW2-1026 \$C5 A2XA20-17 6 A2XA24-24 6 30SCL W RXMX1 \$C6 A2XA20-12 6 A2XA24-26 6 30SCL W RXMX2 \$C7 A2XA20-15 6 A2XA24-59 € 30SCL W RXMX8 \$C5 A2XA20-18 11 GNC ELS-855 11 BUS GND \$F5 A2XA20-19 11 <th>E ARKS V</th>	E ARKS V
#48 A2xA19-72 11 BLS-E48 11 BUS +15VCC #50 A2xA20-C2 11 BUS-E50 11 BLS +5VDC 705 A2XA20-C4 11 BLS-7C5 11 BUS -5VDC 1027*A2XA20-C4 11 BLS-7C5 11 BUS -5VDC 1027*A2XA20-C6 6 A2XA11-34 6 30SCL W RXSYNRT TW2-1027 1C19 A2XA20-C7 6 A2XA11-34 6 30SCL W RXSYNRT TW2-1026 1026*A2XA20-C6 6 A2XA11-15 6 30SCL W RXSYNRC TW2-1026 \$C5 A2XA20-11 6 A2XA24-24 6 30SCL W RXMX1 \$G6 A2XA20-12 6 A2XA24-24 6 30SCL W RXMX1 \$G7 A2XA20-15 6 A2XA24-59 € 30SCL W RXMX8 \$G53 A2XA20-17 11 GNC ELS-853 11 BUS GND \$F54 A2XA20-18 11	8
#50 A2XA20-C2 11 RUS-E50 11 BLS +5VDC 705 A2XA20-C4 11 BLS-7C5 11 BUS -5VDC 1027*A2XA20-C6 6 A2XA11-34 6 30SCL W RXSYNRT TW2-1027 1C19 A2XA20-C7 6 A2XA11-34 6 30SCL W RXSYNRT TW2-1027 1C19 A2XA20-C7 6 A2XA21-21 4 30SCL W RXSYNRT TW2-1026 1026*A2XA20-C6 6 A2XA21-21 6 30SCL W RXSYNRC TW2-1026 5C5 A2XA20-11 6 A2XA24-24 6 30SCL W RXMX1 5R9 A2XA20-12 6 A2XA24-24 6 30SCL W RXMX2 5C7 A2XA20-15 6 A2XA24-59 6 30SCL W RXMX8 853 A2XA20-17 11 GNC ELS-853 11 EUS GND 854 A2XA20-18 11 GNC ELS-855 11 BUS GND 856 A2XA20-270 11 GNC ELS-856 <td>B</td>	B
705 A2XA20-C4 11 BLS-7C5 11 BUS -5VDC 1027*A2XA70-C6 6 A2XA11-34 6 30SCL W RXSYNRT TW2-1027 1C19 A2XA20-C7 6 A2XA21-21 6 30SCL W RTCX0GND 1026*A2XA20-CE 6 A2XA11-15 6 30SCL W RTCX0GND 1026*A2XA20-CE 6 A2XA21-21 6 30SCL W RXSYNRC TW2-1026 5C5 A2XA20-11 6 A2XA24-24 6 30SCL W RXMX1 5R9 A2XA20-12 6 A2XA24-24 6 30SCL W RXMX2 5C7 A2XA20-12 6 A2XA24-24 6 30SCL W RXMX2 5C7 A2XA20-12 6 A2XA24-59 6 30SCL W RXMX2 5C7 A2XA20-17 11 GNC ELS-853 11 BUS GND 655 A2XA20-18 11 GNC ELS-855 11 BUS GND 856 A2XA20-27 </td <td>-</td>	-
1C19 A2XA20-C7 6 A2XA21-21 6 30 SCL W RTCX0GND 1026*A2XA20-CE 6 A2XA11-15 6 30 SCL W RXSYNRC TW2-1026 SC5 A2XA20-11 6 A2XA24-46 6 30 SCL W RXMX1 S89 A2XA20-12 6 A2XA24-24 6 30 SCL W RXMX1 S66 A2XA20-14 6 A2XA24-24 6 30 SCL W RXMX2 SC7 A2XA20-15 6 A2XA24-24 6 30 SCL W RXMX2 SC7 A2XA20-15 6 A2XA24-59 6 30 SCL W RXMX2 SC7 A2XA20-15 6 A2XA24-59 6 30 SCL W RXMX2 SC7 A2XA20-15 6 A2XA24-59 6 30 SCL W RXMX8 853 A2XA20-17 11 GNC ELS-853 11 BUS F54 A2XA20-18 11 GNC ELS-855 11 BUS SC5 A2XA20-19 11 GNC ELS-855 11 BUS R56 A2XA20-20 11 GNC ELS-856 11 BUS SC6 A2XA20-27 6 A2XA22-39 6 30 SOL W RDUMP S10 A2XA20-27 6 A2XA22-39 6 30 SOL W R10100KT 856 A2XA20-28 6 A2XA22-39 6 30 SOL W RHIXD TW2-896	
1026*A2XA20-CE 6 A2XA11-15 E 3CSCL H RXSYNRC TH2-1026 5C5 A2XA20-11 6 A2XA24-46 6 30SCL H RXMX1 5R9 A2XA20-12 6 A2XA24-24 E 3CSCL H RXMX1 5R9 A2XA20-12 6 A2XA24-24 E 3CSCL H RXMX1 5C6 A2XA20-14 6 A2XA24-24 E 3CSCL H RXMX2 5C7 A2XA20-15 6 A2XA24-59 E 3CSCL H RXMX2 5C7 A2XA20-15 6 A2XA24-59 E 3CSCL H RXMX2 5C7 A2XA20-17 11 GNC ELS-853 11 BUS GND F54 A2XA20-18 11 GNC ELS-855 11 BUS GND F55 A2XA20-19 11 GNC ELS-856 11 BUS GND 856 A2XA20-27 6 A2XA22-39 E 3OSCL H RDUMP 510 A2XA20-28 6 A2XA22-39 E 3OSCL H R10100KT 856 A2XA20-28 6 <t< td=""><td>8</td></t<>	8
1026*A2XA20-CE 6 A2XA11-15 E 3CSCL H RXSYNRC TH2-1026 5C5 A2XA20-11 6 A2XA24-46 6 30SCL H RXMX1 5R9 A2XA20-12 6 A2XA24-24 E 3CSCL H RXMX1 5R9 A2XA20-12 6 A2XA24-24 E 3CSCL H RXMX1 5C6 A2XA20-14 6 A2XA24-24 E 3CSCL H RXMX2 5C7 A2XA20-15 6 A2XA24-59 E 3CSCL H RXMX2 5C7 A2XA20-15 6 A2XA24-59 E 3CSCL H RXMX2 5C7 A2XA20-17 11 GNC ELS-853 11 BUS GND F54 A2XA20-18 11 GNC ELS-855 11 BUS GND F55 A2XA20-19 11 GNC ELS-856 11 BUS GND 856 A2XA20-27 6 A2XA22-39 E 3OSCL H RDUMP 510 A2XA20-28 6 A2XA22-39 E 3OSCL H R10100KT 856 A2XA20-28 6 <t< td=""><td>8</td></t<>	8
SC5 A2XA20-11 6 A2XA24-46 6 30 SCL b RXMX1 SR9 A2XA20-12 6 A2XA24-24 6 30 SCL w RXMX1 SC6 A2XA20-12 6 A2XA24-24 6 30 SCL w RXMX1 SC6 A2XA20-14 6 A2XA24-24 6 30 SCL w RXMX2 SC7 A2XA20-15 6 A2XA24-59 6 30 SCL w RXMX2 SC7 A2XA20-15 6 A2XA24-59 6 30 SCL w RXMX2 SC7 A2XA20-15 6 A2XA24-59 6 30 SCL w RXMX8 853 A2XA20-17 11 GND EUS GND GND F54 A2XA20-18 11 GND EUS GND GND 856 A2XA20-20 11 GND EUS GND 856 A2XA20-27 6 A2XA22-39 E 30 SCL w RDUMP 910 A2XA20-28 6 A2XA22-39 E 30 S	8
\$C6 A2XA20-14 6 A2XA24-6C 6 3CSCL W RXMX2 \$C7 A2XA20-15 6 A2XA24-59 6 3CSCL W RXMX8 \$53 A2XA20-17 11 GNC EUS-853 11 EUS GND \$54 A2XA20-18 11 GNC EUS-854 11 BUS GND \$55 A2XA20-19 11 GNC EUS-855 11 BUS GND \$65 A2XA20-20 11 GNC EUS-856 11 BUS GND \$65 A2XA20-20 11 GNC EUS-856 11 BUS GND \$10 A2XA20-20 6 A2XA22-39 6 30SOL W RDUMP \$10 A2XA20-27 6 A2XA22-39 6 30SOL W R10100KT \$65 A2XA20-28 6 A2XA21-14 £ 20SOL W RH1XD TW2-896	
\$C7 A2XA20-15 6 A2XA24-59 6 30 SCL W RXMX8 853 A2XA20-17 11 GNC ELS-853 11 BUS GND F54 A2XA20-18 11 GNC BLS-854 11 BLS GND 855 A2XA20-19 11 GNC ELS-855 11 BUS GND 856 A2XA20-20 11 GNC ELS-856 11 BUS GND 1020#A2XA20-23 6 A2XA18-22 6 30SOL W RDUMP \$10 A2XA20-27 6 A2XA22-39 6 30SOL W R10100KT 856 A2XA20-28 6 A2XA21-14 6 30SOL W RM1XD TW2-896	8
853 A2XA20-17 11 GNC EUS-853 11 EUS GND F54 A2XA20-18 11 GNC EUS-854 11 BUS GND E55 A2XA20-19 11 GNC EUS-855 11 BUS GND R56 A2XA20-20 11 GNC EUS-856 11 BUS GND 1C20*A2XA20-23 6 A2XA1E-22 6 30SOL W RDUMP 510 A2XA20-27 6 A2XA22-39 € 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 € 2CSCL W RM1XD TW2-896	
#54 A2XA20-1R 11 GNC ELS-E54 11 BLS GND #55 A2XA20-19 11 GNC ELS-855 11 BUS GND #56 A2XA20-20 11 GNC ELS-856 11 BLS GND 1C20+A2XA20-23 6 A2XA1E-22 6 30SOL W RDUMP \$10 A2XA20-27 6 A2XA22-39 € 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 € 2CSCL W RM1XD TW2-896	
£55 A2XA20-19 11 GNC ELS-855 11 BUS GND R56 A2XA20-20 11 GNC ELS-856 11 BLS GND 1C20*A2XA20-23 6 A2XA1E-22 6 30SOL W RDUMP \$10 A2XA20-27 6 A2XA22-39 € 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 € 2CSCL W RM1XD TW2-896	
856 A2XA20-20 11 GNC ELS-856 11 BLS GND 1020#A2XA20-23 6 A2>A1E-22 6 30SOL W RDUMP 510 A2XA20-27 6 A2XA23-39 6 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 6 30SCL W RM1XD TW2-896	
1020#A2XA20-23 6 A2>A1E-22 6 30SOL W RDUMP 510 A2XA20-27 6 A2XA23-39 6 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 6 30SCL W RM1XD TW2-896	
510 A2XA20-27 6 A2XA22-39 E 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 E 30SCL W RM1XD TW2-896	
510 A2XA20-27 6 A2XA22-39 E 30SCL W R10100KT 856 A2XA20-28 6 A2XA21-14 E 30SCL W RM1XD TW2-896	8
856 A2XA20-28 6 A2XA21-14 & 3CSCL W RM1XD TW2-896	
856 A2XA20-29 6 A2XA21-15 6 3CSCL EK RM1XDGND TW2-896	
911 A2XA20-30 6 A23A23-41 € 3GSCL W R100K1MT	
899 A2XA20-31 6 A2XA23-42 6 30SCL N R1-10MT	
E64 A2XA20-34 11 BUS-EE4 11 BUS -15VDC	
848 A2XA20-36 11 BLS-E48 11 BLS +15VDC	
1026*A2 XA20-37 7 A2XA11-37 7 30SCL EK GND TW2-1026	£
1027+A2XA20-37 7 A2XA11-37 7 3CSOL BK GND TW2-1027	8
850 A2XA20-38 11 EUS-850 11 EUS +5VDC	
7C5 A2XA20-40 11 BLS-7C5 11 BLS -5VDC	
853 A2XA20-53 11 GNC ELS+853 11 BUS GND	
854 A2XA20-54 11 GND BLS-854 11 BUS GND	
E55 #2XA20-55 11 GND PLS-855 11 BUS GND	
856 A2XA20-56 11 GNC ELS-E56 11 BLS GND	
R64 A2XA20-70 11 BUS-864 11 BUS -15VDC	
848 A2XA20-72 11 EUS-848 11 BUS +15VDC	
850 A2XA21-62 11 PUS-650 11 BUS +5VDC	
705 A2XA21-C4 11 8LS-7C5 11 8LS -5VDC	
\$C3+A2XA21-(6 14 ACAPTER 903 14 100 SHLD GND COAX	
\$C3+A2XA21-C7 14 AEAFTER \$03 14 188 CTR RM1X0 COAX	
\$C3+A2XA21-CE 14 ACAPTER 503 14 168 SHLC GND COAX	
896 * A2XA21-14 6 A2XA2C-2E 6 30SCL & RM1XD TW2-896	
896#42XA21+15 6 A2XA20-25 6 3CSCL BK RN1XCGND TW2-856	
(SYNTH & BIT S Size Coce ident no.	KAC) Rev
HIGHEST WIRE NUMBER IS 1070 A ECOE3 SM-A-759	528 F
SHEE	r 43

WIRE NC.	FRCM END	TERM	TO Enc ter	COLOR R# ITEM	REF NODE	N D T E	RE MA RK S	R E V
854 855 856	A2XA21-17 A2XA21-18 A2XA21-19 A2XA21-20 A2XA21-20	11 G 11 G 11 G	NC 815-854 1 NC 815-855 1	11 BLS 11 BUS 11 BUS 11 BLS 6 3CSCL W	GND GND GND GND RTCXCGND			6
848 850 705	A2XA21-34 A2XA21-36 A2XA21-38 A2XA21-40 A2XA21-40	11 8 11 8 11 8	3L S- E48 3L S- E50 3L S- 7 C5	11 BLS 11 2US 11 EUS 11 BUS 11 BUS 14 188 SHLD	-15VDC +15VDC +5VDC -5VDC GNC	COAX		
903* 853 854	A2XA21-43 A2XA21-44 A2XA21-53 A2XA21-54 A2XA21-54 A2XA21-55	14 A 11 G 11 G	ACAPTER 903 GNC PLS-853 GNC ELS-854	14 168 CTR 14 188 SHLD 11 8US 11 8US 11 8US 11 8US	RM 1X0 GND GND GND GND	COAX Coax		
864 848 850	A2 X A 21 - 56 A 2 X A 21 - 70 A 2 X A 21 - 72 A 2 X A 21 - 72 A 2 X A 22 - 02 A 2 X A 22 - 38	11 8 11 8 11 8	8L S- EE4 8L S- E48 RL S- E50	11 ELS 11 BUS 11 ELS 11 BLS 11 BLS	GND -15VDC +15VDC +5VDC +5VDC			8 8
850 906	A2XA23-C1 A2XA23-C1 A2XA23-02 A2XA23-02 A2XA23-C3 +A2XA23-C5	11 0 11 8 6 A	GNC BLS-862	11 BLS 11 BUS 11 BUS 6 30SCL W 6 30SCL W	GND GND +5VDC R10-100K R100K-14			B
1 007 909 909 5 09	* A2XA23-C6 * A2XA23-C7 * A2XA23-C7 * A2XA23-C6 * A2XA23-C9 A2XA23-14	14 A 14 A 14 A	A 1 J C 3- C 4 A E AF T ER 909 A C AF T ER 909 A C AF T ER 909 A 2 3 A 2 4 - 26		84 5 M A	COAX COAX COAX		8
916 917 937 935	A 2XA 23 - 15 A 2XA 23 - 16 A 2XA 23 - 22 A 2XA 23 - 22 A 2XA 23 - 22 A 2XA 23 - 24	6 / 6 / 6 /	A2XA24-E2 A2XA24-E7 A2XA24-71 A2XA24-71 A2XA24-29 A2XA24-57	E 3CSCL W E 3CSCL W E 3CSCL W E 3CSCL W E 3CSCL W	R X PU D - 4 R X PD 0 - 8 R X 4 PD - 8 R X 4 PD - 2 R X 9D 4 - 1			
932 920 918 927	A2XA23-25 A2XA23-27 A2XA23-28 A2XA23-28 A2XA23-30 A2XA23-31	6 5 6	A2XA24-48 A2XA24-64 A2XA24-23 A2XA24-45 A2XA24-45	6 3CSCL W 6 30SCL W 6 3CSCL W 6 30SCL W	RXPD1-4 PXPD1-1 RXPD3-2			
			SIZE (CDE IDENT N BCC63	-	-	BIT SYNC) A-759628	RE V F
r 10r	ILDI WINE P	UPDER 1						

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

WIRE NC.	FRC# END	TERM	TO ENC	t er þ	COLOR ITEP	R E F NODE	N 0 T E	REMARKS	R E V
523	A2XA23-32	6	AZXA24-C7	ć	305EL 1	RX PD2-2			
	A2XA23-23	-	A2XA24-12		30SCL W	RLDPGM			
	A2XA23-35	-	A2XA18-23		3CSCL W	RSAMP			
	A2X A23-27		BLS-32 GND PLS-862		BUS BLS	GND GND			
56Z	A2XA23-37	11	GNU 213-202		863	GNU			
850	A2XA23-38	11	BL 5-850	11	BLS	+5VDC			
9104	A2XA23-29	6	A2XA2C-27		305CL W	R10100K7			
	A2XA23-41	-	A2XA2C-30		3CSCL W	RIOSKIMI	ſ		
	A2XA23-42		A23A20-31		30SCL W	R1-LOMT	COAX		
5091	*A2XA23-43	14	ACAPTER 90	9 14	188 SHLC	GNU	CUAA		
5(9)	A2XA23-44	14	ACAPTER 90	9 14	188 CTR	R45MA	CCAX		
	A2XA23-45				188 S⊦LD		COAX		
	A2XA23-57	-	A 2XA 2 4-31		3CSCL W	RXPD0-1			
	A2XA23-5F		A2XA24-61		3CSCL W	RXMPD-4 RXMPD-1			
934	A2X A23-55	0	A 2 XA 24-35	c	3CSCL W	KARPU-1			
931	A2XA23-60	6	A2XA24-11	é	3 C SCL 🖌	RXP04-2			
933	A2XA23-E1	6	A2XA24-21	ť	3CSCL W	RXPD4→8			
	A2XA23-62	-	A2XA24-32	-	305CL W	RXPD1-8			
	A2XA23-63		A2XA24-28		3CSCL W	RX PD1-2			
526	A2XA23-65	6	A2XA24-C3	6	30SCL ₩	RXP03-1			
\$28	#2XA23-66	6	A2XA24-13	é	BOSCL W	RXP03-4			
	A2XA23-67	6	A2XA24-39	ŧ	30SCL W	RXPD2-1			
\$24	A2XA23-68	6	A2XA24-C9		30SCL W	RXPD2-4			
	A2XA23-69		A2XA24-C6		3CSCL W	RXPD2-8			
32	A2XA24-C1	11	BUS-32	11	BLS	GND			
862	#2X#24-C1	11	GNC E15-862	2 11	EUS	GND			
	A2XA24-C2	7	A1J02-C2	6	30SCL R	+5VDC			8
£ 50	A2XA24-C2		PL 5-850		BUS	+5VDC			8
-	*#2XA24-C3		A2XA23-65		305CL W	FXPD3-1			
E73	*A2XA24-C5	6	A1JC3-24	ť	30SCL W	RX9-3-1			
925	A2XA24-C6	6	A2 XA2 3-69	6	305CL #	RXPD2-8			
\$23	+A2XA24-C7	6	A 2 XA 2 3-32		305CL N	RXPD2-2			
	*A2XA24-C8	-	A1J03-19		305CL W	RX9-2-2			
	*A2XA24-C9		A2XA73-68		30SCL W	RXPD2-4			
£79:	+ A 2 X A 24 - 1 C	6	A1JC2-36	e	30SCL W	RX9-4-4			
931	+A2XA24-11	6	A2) #23-60	f	3CSEL W	RXPD4-2			
913	*A2XA24-12	6	A 2XA 2 ?- 33	6	3 C SOL 🖌	RLDPGM			
928	#A2XA24-13		A2XA23-66	-	3CSCL W	PXPD3-4			
. –	* A2XA24-14		A1JC3-C6		30SCL W	RO-CCM			
842	*A2XA24-15	6	A1JC3-12	ť	3CSCL W	P1-COM			
			c 1 7 1		E IDENT N		SYNTH &	BIT SYNC)	REV
			5121		LIUENIN	-			
H [GH	FST WIRF NU	IMBER	IS 1070 A		80063		5.M-	1-759628	F
								SHEET	45

							N	R
h IRE	FRCM		TO		COLOR	REF	0	E
NO.	END	TERM	ENC	TERM	ITEM	NCDE	T RENARKS	v
							8	
032#	A2XA24-21	6	A2XA23-61	F	3CSCL W	RXPD4-8		
	A2XA24-22		A1JC3-37		30 SCL W			
•	A2XA24-23		A1J02-17		3CSCL W			
	A2XA24-24		A2XA20-12		JOSOL W			8
	A2XA24-25		A1J02-C8		30SCL W			
\$15+	A2XA24-26	6	A2XA23-14	ć	3CSCL W	FXPD0-2		
940 *	A2XA24-27	6	A1JC3-09	-	30SCL W			
\$19 *	A2XA24-28	6	A2XA23-63		30SCL W			
	A2XA24-25		A2XA22-23	-	30SCL W			
\$43 *	A2XA24-30	6	AljC3-14	6	3CSEL W	RX9-1-2		
	A2XA24-31		A2XA23-57		30SCL W	-		
-	A2XA24-32		A2XA23-62		3CSOL W			
	A2XA24-33		A2XA23-28		3050L W 3050L W			
	A2XA24-35		A2XA22-59 BUS-22		BLS	GND		
32	A2XA24-37	11	NU3-12		663	GNO		
862	A2XA24-37	11	GNC ELS-862	2 11	eus	GND		
	A2XA24-38		BL 5- 850		BUS	+5VDC		8
	A2XA24-39		A2XA23-67		305CL .			
	A2XA24-41		A1JC2-1E		3CSCL W			
	A2XA24-42	é	A1JC3-21		30SCL H			
E 74 #	A2XA24-43	é	A1.C3-25	é	305CL W	RX5-3-2		
946 *	A2 XA24-44	6	41JC2-20	é	30SCL W	RX9-2-4		
527+	A2XA24-45	6	A2XA23-3C	ć	BOSCE W	RXPD3-2		
SC5+	A2XA24-46	6	A2XA2C-11	-	30 SCL N			
£78*	A2XA24-47	6	A1JC3-35	ć	30SCL W	RX5-4-2		
		_						
	A2XA24-4E		A2XA23-25		20 SCL 1			
	A2 XA24-51		A1J03-23		30 SCL N			
-	A2XA24-52		A1 J03-33		205CL W 305CL W			
	#2XA24-54 #2XA24-55		A1JC3-26 A2XA23-31		JUSEL W			
7294	ACXACA-11	С	AZ/#Z3=31	Ľ	30366 #	FAFUS-0		
\$76.±	A2XA24-16	6	A1JC2-27	6	BOSCL W	RX9-3-8		
	A2XA24-57		A2XA23-24		30SCL W			
	A2XA24-5E		A1JC3-34		305CL W			
	A2XA24-59		A2XA2C-15		30SCL W			
	A2XA24-EC		A2XA2C-14	e	20SCL W			
936 *	A2XA24-61	6	A2X#23-58	é	3CSGL W	RXMPD-4		
916 *	A2XA24-62	6	A 2XA 23-15		303CL W			
	A2XA24-E3		A1J03-15		3CSCL W	-		
			A2>A23-27		20 SCL #			
\$38*	A2XA24-65	6	A1_C3-C7	é	3CSCL W	RX9-0-1		
						(SYNTH & BIT SYNC)	
			\$17	E COC	E IDENT			REV
FIGHE	ST WIRE NU	IPAER .	IS 1070 A		80063		SM-4-759029	F
							Shut a T	

SHEET 46

WJRF NO.	FRC# END	TERM	TC ENC	ter⊭	CCLO ITE		REF NCDE	N D T E	REMA	RK S	R E V
917* 945* 542*	A2XA24-EE A2XA24-E7 A2XA24-E8 A2XA24-E9 A2XA24-F9 A2XA24-71	6 6 6	Alj(3-10 A2>A23-16 Alj03-16 Alj03-13 A2XA23-22	6 6 6	3050L 3050L 3050L 3050L 3050L 3050L	W W W	RX9-0-8 RXPD0-8 RX9-1-8 RX9-1-1 RXMPD-8				
1046 1018* 1018*	A2XA3-36 BUS-03 BUS-1318 BUS-1018 BUS-1018	1 11 11	A 2 X A C 5-13 W 1- A 2 X A C 1-2 C A 2 X A C 1-56 A 2 X A C 2-2 C	12 11 11	3CSCL E-2C BLS BUS BLS		+15VDC GND GND GND GND	GND	PGT-33		8 8 8
1018#1 1018#1 1018#1	ELS-1018 BUS-1018 BUS-1018 BUS-1018 BUS-1018 EUS-1018	11 11 11	A2XAC2-56 A2XAO3-20 A2XAC3-56 A2XAO4-20 A2XAO4-20 A2XAC4-56	11 11 11	ELS BUS ELS ELS BLS		CND GND GND GND GND				8 8 8 8 8
104*(104*) 104*(BUS-1018 BUS-104 BUS-104 BUS-104 BUS-104 PUS-104	11 11 11	W1- A2×AC5-01 A2×AC5-37 A2×AC6-01 A2×AC6-37	11 11 11	E-20 8US 8LS BLS 8US	8K	GND GND GND GND GND	GND	PGT-LJL8	2/TERM	8
104#1 104#1 104#1	RUS-104 BUS-104 RUS-104 RUS-104 RUS-104 RUS-104	11 11 11	A2 XAC 7-01 A2 XAC 7-37 A2 XAC 8-01 A2 XAC 8-37 A2 XAC 8-01	11 11 11	EUS BLS EUS BLS EUS		GND GND GND GND GND				
104#1 104#1 104#1	BUS-104 BLS-104 BIJS-104 BLS-104 BLS-104 BIJS-104	11 11 11	A2>ACS-37 A2XA1C-C1 A2XA1C-37 A2XA1C-37 A2XA11-C1 A2XA11-37	11 11 11	BUS BUS BUS BUS BUS		GND GND GND GND GND				8 B
104*6 105 f 1049*6	3US-1C4 3US-104 3US-104 3US-1045 3US-1C45	11 1 11	A2XX12-01 A2XA12-37 W1- A1XA21-C2 A1XA21-28	11 2 11	8LS 8LS E-2C 8LS 8LS	BK	GND GND GND +5VDC +5VDC	PwR	PGT 104		8 8 8 8 8
1049#E	805-1049 805-1049 805-1049 905-1049 805-1049	11	A 1 x A 2 2 - 02 A 1 x A 2 2 - 39 A 1 x A 2 3 - C2 A 1 x A 2 3 - C2 A 1 x A 2 3 - 38 JO 1 - 6	11	PUS PUS BUS BUS E-20	R	+5VCC +5VDC +5VCC +5VDC +5VDC	PWR	PGT-1049	2/TERM	8 8 8 8 8
HIGHES	T WIRE NU	48FP 1	S 12E		IDENT 90063	NC			8 BIT SY		REV F
											-

SHEET 47

WIRF NO.	FRC End	M TERM	T ENC	0 TERM	COLCI ITE		REF NODE	N D T E	REMARKS	5	R E V
106* 106* 106*	AUS-1C6 BLS-106 BUS-106 BUS-1C6 BUS-106	11 11 11	A1xa21-04 A1xA21-40 A1xA22-04 A1xA22-40 A1xA23-04	11 11 11	BLS BLS BUS BLS		-5VDC -5VDC -5VDC -5VDC -5VDC				
858 3* 3*	BUS-106 AUS-106 BUS-3 AUS-3 ELS-3	1 11 11	A1XA22-40 J01-K A1XAC1-C1 A1XAC1-37 A1XAC2-G1	3 11 11	BLS E-20 BLS BLS BLS	G	-5VDC -5VDC GND GND GND	PWR PG	T 2/TERM		
316* 316* 316*	BUS-3 RUS-316 RUS-316 RUS-316 RUS-316	11 11 11	A 1 X A C 2 - 37 A 2 X A C 1 - 36 A 2 X A C 1 - 72 A 2 X A C 1 - 72 A 2 X A C 2 - 36 A 2 X A C 2 - 72	11 11 11	ELS BUS ELS BUS BLS		GND +15VDC +15VDC +15VDC +15VDC				
316* 163 318*	EUS-316 BUS-316 BUS-316 BUS-318 BUS-318 BUS-318	11 1 11	A2XAC 3-36 A2XAC 3-72 J31-f A1XAC 3-36 A1XAC 3-72	11 3 11	ELS EUS E−20 BLS ELS	C	+15VDC +15VDC +15VDC +15VDC +15VDC +15VDC	PWR PG	T 2/TERM		
318* 318* 318*	PUS-218 BUS-318 BUS-318 PUS-318 BUS-318 BUS-318	11 11 11	A1 ×AC 4-36 A1 ×A0 4-72 A1 ×AC 5-36 A1 ×AC 5-72 A1 ×AC 6-36	11 11 11	ELS EUS ELS BLS BLS		+15VDC +15VDC +15VDC +15VDC +15VDC +15VDC				8 8 8 8
318* 318* 318*	BUS-318 BUS-318 BUS-316 BUS-318 BUS-318 RUS-318	11 11 11	A1 > A(6-72 A1 × A(7-36 A1 × A(7-72 A1 × A(7-72 A1 × A(7-72 A1 × A(7-72		ELS BLS EUS BLS BLS		+15VDC +15VDC +15VDC +15VDC +15VDC				8 8
318* 318* 318*	BUS-318 PUS-318 PUS-318 BUS-318 BUS-318	11 11 11	A1xAC 5-36 A1xAC 5-72 A1xA1C-36 A1xA1C-72 A1xA1C-72 A1xA11-36	11 11 11	BUS BUS BUS PUS BLS		+15VDC +15VDC +15VDC +15VDC +15VDC				8 8
318 * 318*	8US-318 8US-318 8US-318 8US-318 8US-318 8US-318	11 11	A 1 X A 1 1 - 72 A 1 X A 1 2 - 36 A 1 X A 1 2 - 72 A 1 X A 1 3 - 72 A 1 X A 1 3 - 72	11 11	BUS BUS BIS BIS BIS BIS		+15V0C +15VDC +15VDC +15VDC +15VDC				8 8 8
HIGHE	ST KIRF	NUMBER 1	51. 15 1070	-	E IDENI Ecce3	" N		SYNTH &	817 SYNC)	R E V F
								3 · 1	SHEET	48	-

WIRE FRCM NO. END	TERM	TO £*C	t er M	COLOR ITEM		REF NODE	N N T E	REMARKS	R E V
318*8US-318		A1X#14-36		BLS		+15VDC			8
218+8US-318		\$1×\$14-72	_	ELS		+15VDC			8
318*#US-318		A1X415-36		BtS		+15VDC			
318#BUS-318		A1×A15-72		BUS		+15VDC			
163 BLS-318	1	JC1-F	3	E-20 C)	+15VDC	PWR	PGT 2/TERM	
37 *BUS-32		A 2×A 22-C1		el s		GND			
32*BUS-32		A2XA23-37		86 S		GND			
32*8US-32		A2XA24-C1		el s		CND			
32*BUS-32		A2XA24-37		BUS		GND		247	
37 8US-22	1	W1-	12	E-20 B	3 K	GNC	GND	PGT	
34 + AUS-34		A1XA12-02	-	ELS		+5VDC			e
34+BUS-34		A1XA12-38		BUS		+5VDC			8
34 * BUS-34		A1XA13-C2		BUS		+5VDC			8
34*8US-34		A1XA12-38		BUS		+5 VDC			8
34 * 8US - 34	11	A1X414-C2	11	BLS		+5VDC			
34 # RUS - 34	11	A1×#14-38	11	ELS		+5VDC			
34#RUS-34	11	A1XA15-C2	11	BLS		+5VDC			
34# BUS- 34	11	A1XA15-38	11	eus 🛛		+5VDC			
34 * 8U S- 34	11	A1XA16-02	11	BLS		+5VDC			
34 * RU S- 34	11	A1×#16-38	11	els		+5VDC			
34*8US-34	11	A1 XA1 7- C2	11	EUS		+5VDC			
34#PUS-34	11	A1XA17-38	11	ELS		+5VDC			
157 BUS-34	1	JC1-E	3	E-20 R	2	+5 V DC	PWR	PGT-34 2/TERM	8
35 # 8U S- 35	11	A2XA(2-02	11	BLS		+5VDC			
35#AU\$-35	11	A2XAC2-38	11	BUS		+5VDC			
35*8US-35	11	A2x#C3-C2	11	BUS		+5 VDC			
35#8US-35	11	A 2 X A C 3-38	11	BLS		+5VDC			
35+8US-35	11	A2XAC 4-02	11	eu s		+5 VDC			
35*8US-35		A 2 XA (4-38		BUS		+5VDC			
35+BUS-35	11	A2 XAC 5-02	11	BUS		+5vDC			
35+8US-35		A2XAC 38		8U S		+5VDC			
35# BUS-35		A2XACE-C2		BUS		+5VDC			
35*BUS-35		A2XAC (38		aus		+5VCC			
35+AUS-35		A2)AC7-02		EUS		+5VDC			
35 * BUS-35	11	A2XAC 7-3E	11	eus		+5 VDC			
35 # 8U S-35		AZXACE-CZ		BUS		+5VDC			
35#8US-35		66-334×2A		BUS		+5VDC			
35#8US-35		A2XAC 9-02		eus		+5VDC			
35*BUS-35 35*PUS-35	11	A2XAC - 38	11	BUS		+5VDC			
35 * PUS-35	11	A2XA1C-C2	11	els		+5000			
						,	сум тн	& BIT SYNC)	
		SIZE	COC	E IDENT	NO				REV
HIGHEST WIRE M	UNBER 1	IS 1670 A		80063			9	N-A-759628	F

SHEET 49

⊨IRË N∩.	FRCP End	TERM	TD ENC	TERM	CO LO 1 TE		REF NODE	N 0 T E	RE MA RK S	R E V
35# 35# 35*	8US-35 RUS-35 RUS-35 RUS-35 RUS-35	11 11 11	A2XA1C-3E A2XA11-C2 A2XA11-3E A2XA12-02 A2XA12-38	11 11 11	BLS BLS BLS BUS BLS		+5VDC +5VDC +5VDC +5VDC +5VCC			ម ម ខ ខ
35*1 158 51*(BIIS-35 BUS-35 BUS-35 BUS-51 BUS-51	11 1 11	A2XA12-C2 A2XA13-33 J01-F A1XAC2-17 A1XAC2-53	11 2 11	€LS BLS E-20 ELS BLS	R	+5 VDC +5 VDC +5 VDC GND GND	PWR	PGT-35	8 6 6 9
51*(51*) 51*(3US-51 HUS-51 HUS-51 HUS-51 HUS-51	11 11 11	A1XAC4-17 A1XAC4-53 A1XAC5-17 A1XAC5-53 A1XAC5-53 A1XAC6-17	1 1 1 1 1 1	ELS BLS BLS BUS BLS		GND GND GND GND GND			8 8 8 8
51+6 51+6 51+6	PUS-51 BUS-51 BUS-51 BUS-51 PUS-51	11 11 11	Al >A(6-53 Al xA(7-17 Al >A(7-53 Al XA(8-17 Al XA(8-53	$\begin{array}{c}11\\11\\11\end{array}$	ELS BUS BUS BLS BLS		GND GND GND GND GND			8 9 8 8
51*6 51*6 51*6	4US-51 4US-51 8US-51 8US-51 8US-51	11 11 11	Al >AC 5-17 Al xAC 5-53 Al xAl 0-17 Al xAl 0-53 Al xAl 1-17	$\begin{array}{c}11\\11\\11\end{array}$	BLS BLS BUS BLS BLS		GND GND GND GND GND			8 8 8 8
51 #F 51 # E 1044 E	8US-51 8US-51 8US-51 8US-51 8US-52	11 11 1	Al¥Al1-53 AlXAl2-17 AlXAl2-53 Wl- Al¥AC2-18	11 11 12	8LS 8US 8LS E-20 8LS	8ĸ	GND GND GND GND GND	GND	PGT-51 2/TERM	8 8 8 8 8
52 * E 52 * E 52 * E	1US-52 1US-52 1US-52 1US-52 1US-52	11 11 11	A1%AC2-54 A1%AC4-18 A1%AC4-54 A1%AC5-18 A1%AC5-54	11 11	ELS BLS ELS ELS BLS		G ND G ND G ND G ND G ND			6 6 8 8 8
52 * P 52 * P	NUS-52 NUS-52 NUS-52 NUS-52 NUS-52	11 11	A1XACE-18 A1XACE-54 A1XAC7-18 A1XAC7-54 A1XAC7-54 A1XAC7-18	11	ELS ELS BLS BLS BLS		GND GND GND GND GND			8 8 8 8 8
			S I Z E	COCE	IDENT	r ne		SYNTH	E JIT SYNC)	RŁ₩
HIGHES	IT HIRF NU	MBER I	S 1C7C A		80063			S	M-8-759628	F
									SHEET 50	

NO.	FRCM End	TEPM	TO Enc	TERM	COLO ITE		R E F NCDE	N D T E	REMARKS	R E V
52*	BUS-52	11	Al>A(8-54	11	BLS		GND			8
52*	PUS-52	11	A1>A(\$-18	11	EUS		GND			в
52*	RUS-52	11	A1XA(9-54	11	BLS		GND			8
52 *	BUS-52	11	A1×A1C-18	11	8US		GND			8
52*	BUS-52	11	A1XA1C-54	11	BLS		GND			8
52*	8US-52	11	A1X#11-18	11	BUS		GND			8
52*	BUS-52	11	A1XA11-54	11	ELS		GND			8
	BUS-52		41XA12-18	11	BUS		GND			8
	BUS-52		A1XA12-54		8US		GND			8
1044	8U S-52	1	h1-	12	E-2C	BK	GND	GND	PGT-52 2/TERM	e
	EUS-53		A1XA(2-2C	11	els		CNC			e
	BUS-53		A1XAC2-56	11	BUS		GND			8
	8US-53		A1XAC4-2C		els		GND			9
	8US-53		A1X#C4-56	-	8L S		GND			8
53*	EUS-53	11	A1>A(5-20	11	els		GND			6
53*	eus-53	11	A1XAC5-56	11	ยบร		GND			8
53*	BU S 53	11	AIXACE-20	11	8US		GNJ			8
53*	BUS-53	11	A1 XA (6-56	11	els		GND			8
53*!	AUS-53	11	A1XAC7-20	11	BUS		GND			8
53*	AUS-53	11	4124(7-56	11	els		GND			8
53*	BUS-53	11	A1XA(8-20	11	eus		GND			8
\$3*	8US-53		A1XAC 8-56	11	BUS		GND			8
53*	BUS-53	11	A1>A(9-20	11	eus		GND			8
53 #I	BUS-53	11	A1XAC 9-56	11	815		GND			8
53*	AUS-53	11	A1 XA1C-20	11	ALS		GN:)			8
53 * I	8US-53	11	A1 XA1 (-50	11	BLS		GND			B
53 🔹	BUS-53	11	A1XA11-20	11	θις		GNU			8
53*	AUS-53	11	A1X#11-56	11	BLS		GND			ß
53#1	PUS-53	11	A1XA12-20	11	BLS		GND			8
53*(RUS-53	11	A1XA12-56	11	BLS		GND			B
1045	BUS-53	1	w 1 -	12	E-2 C	8K	GND	GND	PGT-53 2/TERM	B
55 * 1	BU S-55	11	A1XA(2-19	11	8 L S		GND			в
55+1	BUS-55	11	A1 X AC 2-55	11	BUS		GND			3
55 #	8L S-55	11	A1XA(4-19	11	BLS		GND			8
55#1	BUS-55	11	A1×AC4-55	11	3L S		GND			8
55*1	RUS-55	ы	A1×AC 5-19	11	eus		GND			8
	AUS-55	11	A1XAC5-55	11	BLS		GND			В
55 #1	845-55	11	A1XAC 6-19	11	eus		GND			e
55*	8U S- 55	11	A17AC6-55	11	aus		GND			В
	BUS-55		A1×AC7-19				GND			в
			5176		IDENI	• NC	-	SYNTH	C JIT SYNC)	REV
							-			
HIGHES	ST WIRE NUP	BER I	S 1070 A		80063			S	M-8-759628	F

SHEET 51

WIRE NO.	FFC# End	TERM	TC EN C	T ER M	COLO ITE		RE F NODE	N D T E	REMARKS	R E V
55*1	BUS-55	11	Al XAC 7-55	11	BLS		GND			в
	BUS-55		A1 >A(E-19		BLS		GND			8
55*f	3US-55	11	A1XACE-55	11	el s		GND			B
55*1	BUS-55	11	A1>A(\$-19	11	eus		GND			8
55 *8	BUS-55	11	A1XAC 5-55	11	BLS		GND			8
55.#1	BUS-55	11	A1XA1C-19	11	8US		GND			8
	HUS-55		A1 XA1C-55		BUS		GND			8
	PU S-55		A1XA11-19		805		GND			8
55*8	BUS-55	11	A1XA11-55	11			GND			8
55 # (BUS-55	11	41X412-19	11			GNO			8
55 41	8US-55		A 1XA 12-55	• •	aus		CN ()			8
	BUS-55		W1-		E-20	ак	GND GND	GND	PGT-55 2/TERM	B
	BUS-57		A1XA14-C1		els	UN	GND	0.10	PUT-JJ Z/TERM	8
	BUS-57		A1X#14-37		BLS		GND			ē
	8US-57		A1 XA15-CL	11			GND			8
					-					_
	PUS-57		A1XA15-37	11	-		GND			8
	3US-57		A1XA16-01		805		GNO			
	BUS-57 BUS-57		A1XA16-37 A1XA17-01		ELS BUS		GND			
	PUS-57		A1×A17-37		els		GND GND			
		••		••			QNO			
1C43 E	8LS-57	1	w1-	12	E-20	8ĸ	GND	GND	PGT-57	8
705+6	3US-705	11	A2XA18-C4	11	BUS		-5VDC			
	BL S-735		A2>418-40		eus		-5VDC			
	PL S-705		42×41 - (4		eus		-5VDC			8
705*F	AUS-705	11	\$2×61 - 4J	11	BUS		-5VDC			8
7C5*F	1L S- 70 5	11	A2X#2(-(4	11	els		~5VDC			
-	BUS-705		A2XA20-40		BLS		-5000			
705+8	BUS-705		A2X#21-04		BUS		-SVDC			
7C5 # F	AU S-705	11	A2XA21-40	11	θL S		-5VCC			
160 P	RUS-705	1	J01-F	3	E-20	G	-5VDC	PWR	PGT 2/TERM	
706 # 8	3LS-70E	11	A2×4C4-C4	11	er s		-5VDC			
	305-736		A2XAC4-40		ELS		-5VDC			
	BUS-706		A2X40 -04		eu s		-5 VDC			
7C6 # E	BUS-70+		A2XA(-40		ELS		-5VDC			
160 F	BUS-706	1	J01-F	3	E-2C	G	-5vDC	PWR	PGT 2/TERM	
75.45	3US-75		A1X4C6-34		BLS		-15VDC			
	BUS-75		A1XA((-70		BLS		-15VDC			
	305-75		A1X4C7-34		PLS		-15VDC			£
	105-75		A1>4C7-7C		els		-15VDC			8
75+8	1LS-75	11	A1XAC F-34	11	el S		-15VDC			_
			512	E CODE	E IDEN	T N	(SYNTH	E BIT SYNC)	REV
	-									F
HIGHES	ST WIRE NU	MBER I	S 1(7()		80083			2	54-4-759528	F
									SHEEF 52	

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272

Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

WIRE NO.	FREP End	TEPM	ENC	TO TERM	COLOR ITEP	R E NG		R E MA RK S	R E V
75*1	RUS-75	11	A1XA(E-7	10 11	β LS	-15V	nc		
	BUS-75		ALXACS-3		BLS	-15v			ß
	BUS-75		AIXACS-7		BLS	-150	-		B
	BUS-75		AIXAIC-3		BLS	-15V			-
75+	RUS-75	11	AIXAIC-I	0 11	BLS	-15V	•		
75 *(BUS-75	11	A1XA11-3	4 11	BUS	-15V	DC		
75+(BUS-75	11	A1XA11-7	0 11	BUS	-150	DC		
75 #1	BUS-75	11	A1XA12-3	4 11	BLS	-15V	ÐC		8
75+6	HUS-75	11	A1XA12-7	0 11	BUS	-15V	DC		8
75+	8US-75	11	A1XA12-3	4 11	BLS	-15V	DC		е
75+1	8L S - 75	11	A1XA13-7	C 11	eus	-15V	DC		e
75+1	BUS-75	11	A1XA14-3	4 11	eus	-15V	DC		8
75+i	BU S-75	11	A1XA14-7	C 11	els	-15V	DC		8
75#1	BUS-75	11	A1XA15-3	4 11	BLS	-15V	DC .		
75+1	BUS-75	11	A1×A15-7	°C 11	els	-15V	DC		8
	BL S-75		J01-5		E-20 \			PGT 2/TERM	
	3US-76		A2XAC 1-3		BUS	-15V	DC		
76#1	BU S-76	11	A2>AC1-7	0 11	EUS	-1 SVI	DC		
	3U S-76	11	A2XA02-3	4 11	BU S	-15V			
76*(BU S-76	11	A2 > A (2-7	c 11	eus	-15V	DC		
	1U S-76		AZXAC3-3		BUS	-15V	DC		
	BUS-76		A2XAC3-7		BLS	-150			
	3US-76		J01-5	-	E-20 V	-131	DC PWR	PGT 2/TERM	
	3US-8		A17A(1-C		BLS	+5VD(C		
8*f	302-8	11	A1XACI-3	8 11	BUS	+570	C		
							_		
	3US-8		AlxAC2-0		BUS	+5 VD(
	BUS-8		A1XAC2-3		BUS	+5 VD(
	BUS-E		A1X402-0		BUS	+5 VD(
	BUS-8		A1XA(3-3		ELS	+5700	-		
144	8US-8	11	A1XAC 4- C	2 11	BLS	+5VD0			8
0.00	ามระส	11	A1X#C4-3	• • • •	BLS	+5 V D(-		8
	9US-8		A1XAC5-C		els	+5VD0			D
	2US-8		A1X405-0		BLS	+5VDL +5VDL	-		
	3US-8		ALXA(E-C		BLS	+5VD0			
	NUS-8		ALXAC (-3		BLS	+5000			
	,05 0		ALVACC-7	C 44	513	+5400	-		
156 8	2US-8	3	J01-C	2	E-20 R	+5VD0		PGT-8	в
	SUS-81		A 1 XA 2 1-1		BLS	GND	• • • • •		ĕ
	0LS-81		A1XA21-5		BLS	GND			8
	NUS-81		A1XA22-1		BLS	GND			B
	S-81		A 1 X A 2 2 - 5		BUS	GND			6
、									•
							(SYN TH	& BIT SYNC)	
			S	IZE CODE	IDENT	NC.			REV
MICHES	T WIRE N	INACD .	5 1676	A	80063			CH 4 7504 30	F
PIGPES	, wike bi	APDER 1	5 1676	н	cules			SM-A-759628	r

SHEET 53

WIRE NO.	FFCP End	TERM	TC Enc	T ER P	COLOI		REF NODE	N O T E	REMARKS	R E V
£50+	BU S-85 0	11	A2XA22-02	11	BLS		+5VDC			e
	RUS-25C	11	A2XA22-38	11	ELS		+5VDC			В
	BUS~85 0	11	A2XA23-C2	11	BLS		+5VDC			
	8US-85C		A2XA22-38		eus		+5VDC			
E50*	8 u s- 85 c	11	A2XA24-C2	11	BLS		+5VDC			8
F50#	BL 5-850	11	A2XA24-38	11	BL S		+5VDC			e
-	BUS- 85 C	-	701-1		E →2C	R	+5 VDC	PWR	PGT	8
	862-86		A1XA21-18	11	815		GND			6
	RUS-E6		A1XA21-54		8L S		GND			B
P6 *	eus- 86	11	41×422-18	11	BLS		GND			e
86 *	PUS-86	11	A1XA22-54	11	el s		END			8
86 *1	BUS-86	11	A1XA23-18	11	BUS		GND			В
86 * (BL S-86		A1XA22-54	11	eιs		GN 0			в
1039	8US-86	1	h1-	12	E→20	BK	GND	GND	PGT-36 2/TERM	8
864+	8L S- 86 4	11	A2×A12-34	11	BLS		-1 5V UC			
£64#	8U S- 86 4	11	A2XA12-7C	11	BUS		-15V DC			
£64#1	BUS-864		A2XA12-34		BUS		-15VDC			
E64#1	8115-864		A2XA13-70		865		-15VDC			
£64 #1	2U S-864	11	A2XA14-34		865		-15V DC			8
864*1	BUS-864	11	A2×A14-70		BLS		-15VCC			-
864*1	BL S-864	1	A2X415-34	11	eus		-15V DC			в
E64+1	PUS-864	11	A2XA15-70		BLS		-15VCC			-
864*	BUS- 864		A2XA16-34		BUS		-15VCC			
	RL 5- 664		A2XA16-7C		BUS		-15V CC			
£64#1	BUS 86 4		A2XA17-34		BUS		-15VDC			8
£64#1	BUS-864	11	A2 XA1 7-70	11	BUS		-15VDC			8
	PUS-864		A2XA1E-34		BLS		-15VDC			•
	305-264		A2X/18-70		EUS		-15VDC			
	BU S-864	-	A2XA1 -34		BLS		-15VOC			8
E64#1	AUS-E64	11	A2 XA 1 € 70	-	BUS		-15VDC			8
864 * f	3US-864	11	AZXAZC-34	11	BLS		-15VDC			
864 # F	3US-864	11	A2×A2(-70	11	EUS		-15VDC			
E64#F	345-864	11	A2XA21-34	11	BUS		-15VCC			
864#8	3U S 86 4	11	A2X421-70	11	BUS		-15VUC			
43 E	BUS-864	1	J01-V	2	E-2C	۷	-15VDC	PWR	PGT	
89+1	9U S-89	11	A1X421-19	11	els		GND			8
89 # E	3115-89	11	A1XA21-55		BUS		GND			B
89 # P	NU S-89		A1X422-19	11	BLS		GND			ē
89 # F	3US-89	11	A1XA22-55	11	BUS		GNU			В
89 ¥E	365-89 31 5-89	11	A1XA22-55 A1XA22-19	11	BLS		GND			ē
			5 1 7 E	CCTE	IDENT	NC		SYNTH	6 BIT SYNC)	REV
HIGHES	ST WIRE NU	⊧9ES I	S 1(7(A		80063			2	M-1-759628	F
								-		
									SHEET 55	

Table B-1.	Synthesizer and Bit Synchronizer, Wire List - Continued

WIRE NO.	FF(P End	TERM	TC Enc	T ER P	COLOF		REF NODE	N D T E	REMARKS	R E V
£50+	BU S-85 0	11	A2XA22-02	11	BLS		+5VDC			е
£50#I	BUS-85C		A2XA22-38		ELS		+5VDC			B
£50#	BUS~85 0	11	A2XA23-C2	11	BLS		+5VDC			
	845-85C		A2XA23-38		eus		+5VDC			
E50*	BUS-85C	11	A2XA24-C2	11	BLS		+5VDC			8
£50*I	BL 5-850	11	A2XA24-38	11	BL S		+5VDC			6
	BUS- 85 C		J01-J		E-2C	R	+5 VDC	PHR	PGT	8
	845-86		A1XA21-18		BLS		GND			ē
86*1	8US-E6	11	A1XA21-54	11	BLS		GND			B
P6 * I	eus 66	11	41×A22-18	11	BLS		GND			e
86.4	PUS-86	11	A1XA22-54	• •	el s		END			8
	9US-86		A1XA23-18		BUS		GND			B
	BLS-86		A1XA22-54		ELS		GND			8
	1US-86		h1-		E-20	BK	GNU	GND	PGT-36 2/TERM	ē
	BL S- 86 4		A2×A12-34		BLS		-1 5V DC	0.10		2
				. .						
	8US-864		A2XA12-7C		BUS		-15V DC			
	9US-864		A2XA13-34		BUS		-15V DC			
	AUS-864		A2XA13-70		865		-15VDC			
	2U S-864 2U S-864		A2XA14-34		8L S		-15V DC			8
96941	5U3-8C4	11	A2 XA14-7C	11	BLS		-15VCC			
864#1	3L S-864	1	A2X#15-34	11	els		-15V DC			в
	NUS-864		A2XA15-70		BLS		-15VCC			
	AUS- 86 4		A2XA16-34		BUS		-1 5VCC			
	1L S- E6 4		A2XA16-7C		els		-15V CC			
£64#1	9US- 86 4	11	A2XA17-34	11	BUS		-15VDC			8
£64#E	3US 86 4	11	A2 X A1 7-70	11	BUS		-15VDC			8
864 * 8	°U S-86 4	11	A2XA1 (-34	11	BLS		-15VDC			
864#F	105-264	11	A2X/18-70	11	EUS		-15VDC			
£64*l	3U S-864	11	A2XA1 - 34	11	BLS		-15VOC			8
864#F	1US-EE 4	11	A2 XA 1 - 70	11	BUS		-15VDC			8
864*f	NUS-864	11	A2XA2C-34	11	BLS		-15VDC			
864 # F	3US-864		A2XA2(-70		EUS		-15VDC			
E64#F	NU S-864	11	A2XA21-34		BLS		-15VCC			
864#F	SU S 86 4	11	A2XA21-70	11	BUS		-15VUC			
43 E	SUS-864	1	J01-V	2	E-2C	۷	-15VCC	PWR	PGT	
89*F	1U S-89	11	A1X421-19	11	els		GND			8
	115-89		A1XA21-55		BUS		GND			B
	L S-89		A1X422-19		BUS		GND			ē
89 # F	US-89	11	A1X422-55	11	BL S		GNU			B
89 # 8	IL S-89	11	A1XA22-15	11	BLS		GND			e
								SYNTH	6 BIT SYNC 1	
			5 1 7 E	CCCE	IDENT	NC			···	REV
H16569	-	AF3 1	S 1(7(A		80063			c	M-1-759628	F
		JUN I	JIII B					3	- 137020	•
									•••	
			(Chand	ie 1 B-	55			SHEET SR	

WIRF	FRCM		τc		COLO	D	ĸef	N O		R E
NG.	END	TERM	ENE	T ER M	ITE		NODE		REMARKS	V
\$9 \$	BU S-89	11	A1XA22-55	11	8L S		GND			B
	8US-89		b1-		E-20	8K	GND	GND	PGT-89 2/TERM	8
	RUS-93		A2XAC 1-19		BUS	_	GND			8
93 🗰	8US-93	11	A2 XAC 1-55	11	8U S		GND			8
93+	BUS-93	11	A2XAC2-19	11	el s		GND			8
	8US-93	-	A2XA02-55		BUS		GND			8
	RUS-93		A2XAC3-19		els		GND			8
	AUS-53		A2XAC3-55		BLS		GND			8
	BUS-53		A2XAC4-19		BUS		GND			8
53#	8US-53	11	A2XAC 4-55	11	ELS		GND			B
	BUS-53		W1-		E-20	8ĸ	GND	GND	PGT-93 2/TERM	8
	AUS-95		A2×A(1-18		BUS		GND			В
	RUS-55	-	A2XAC1-54	-	BUS		GND			8
	805-95		A2XAC2-18		BUS		GND			8
77*	8US-95	11	A2>A(2-54	11	BLS		GNÐ			8
55+	BL 5-55	11	81-53AX2A	11	BLS		GND			8
\$5 *	AUS-95	11	A2XA02-54	11	BUS		GND			8
\$5#	BL S-95	11	A2XA(4-18	11	BLS		GND			9
	BUS-55		A2XAC 4- 54		BUS		GND			8
1006	BUS-95	1	W1-	12	E-2C	BK	GNU	GND	PGT-95 2/TERM	e
\$68*	EL S-968		41 X A C 3- C4	11	eu s		-5VDC			8
-	862-268		A1X4C2-40		eus		-5 VD C			в
	8L S-96 8	-	8US-E3		E-20	G	-5vDC		TO BUS PGT	e
	845-568		701-K		E-20	G	-5 VDC	PWR	PGT 2/TERM	8
\$7*	PUS-97	11	A2×AC1-17	11	els		GND			8
	8L S-97	11	A2XAC1-53	11	ELS		END			8
	RUS-57		A2XAC 2-17		BŲS		GND			в
	eus-97		A2)AC2-53		EUS		GND			8
	RUS-97	-	A2XAC3-17		BUS		GND			8
57*	RU S-97	11	A2XAC3-53	11	BLS		GND			8
	BLS-97		A2XA(4-17		BUS		GND			В
	8US-97		A2XAC4-53		BLS		GNO			В
	8US-57	-	wl-		E-20	88	GND	GND	PGT-97 2/TERM	8
	GND BUS-ES: GND BUS-ES:		A2XA13-17	-	818		GND			
8734	GNU HUS-85:	5 11	A2XA13-53	11	8L S		GNU			
	GND BUS-E53		A2XA14-17	-	eus		GND			
	GND 908-853		A2XA14-53		BL S		GND			
	GND BUS-ES		A2XA15-17		BUS		GND			
853*	GND EUS-EE	3 11	A2XA15-53	11	BLS		GNU			
853*	GND BUS-ESS	9 11	A2×A16-17	11	815		GND			
								1 644 71.	C DIT CANEL	
			5176		E IDENT	N	·.	I STRIM	E DAAS LIE 3	REV
L ICHE			IS 1070 A		80063				M-1-759628	F
F 1967	ai wike bU?	OCK			ecces				n=#=1 J70 20	г
									SHEET 56	
									SHEET DO	

WIRF NO.	END	FRCP	TERM	ENC	τc	T ER M	COLOF		REF NCDE	N 13 T		REMARKS		R E V
										E				
6538	CND I	BU 5-853		A2×A16-	53	11	BLS		GND					
		80 3-853 80 5-853		A2)A17-			BUS		GND					8
-	-	eu S- 853		A2XA17-			BUS		GND					8
		80 5-853		AZXA18-	17		BUS		GND					
£!3+	GND	eu s- 653	3 11	AZXAIE-	53	11	81 S		GND					
8#3 *	GND	eu S-853	5 11	AZXAIS-	17	11	BLS		GND					8
		2US-853		A27415-	53	11	BUS		GND					8
		eu s- e sa		A2XA2C-	17	11	AL S		GND					
		8U S - E 53		AZXAZC-			BUS		GND					
853*	GND	et S-853	3 11	A2XA2]-	17	11	8L S		GNE					
		eu s-esa		A2XA21-	±3		el s	_	CND					
		BUS-853		W1-		-	E-20	BK	GND	GND	PGT	2/TERM		
		eu s- e 54		A2XA12-		-	ELS		GND					
		BU S- 854		A2XA12-			BLS BLS		GND GND					
6344	GNU	eu S-854	4 11	AZ / P [==	10	11	663		GNO					
£54*	GND	PU S-854	4 11	A2XA14-	54	11	eus		GND					
£ 54 🕈	GND	BU 5-854		A2XA15-			8US		GND					
		BU S-054		A2XA15-			BLS		GND					
		BU S-854		AZXA16-	_		BLS		GND					
£54#	GND	BU S-E54	6 11	423416-	54	11	BUS		GND					
F54*	GND	eu s - E 54	4 11	A27417-	18	11	eus		GNC					В
E54#	GND	BU S-E54	• 11	A2XA17-	54	11	BUS		GND					в
	-	EU S-854		AZXA1E-			eus		GND					
		BUS-854		AZXA1E-			BUS		GND					
854*	GND	eu S-854	4 11	A27415-	18	1911	90.2		GND					B
£54#	GND	BU S- 854	4 11	AZXA15-	54	11	eus		GND					8
854*	GND	8U S-854	4 ÎÎ	AZXAZC-	18	11	BLS		GND					
854*	GND	BU S-E54	4 II	AZXAZC-	54		8U S		GND					
		EU S-E54		A2XA21-			9L S		GND					
£54*	GND	BU S-E54	4 11	A2XA2]-	54	11	BLS		GND					
41	GND	RU S-854	÷ 1	W 1-		12	E-2C	BK	GND	GND	PGT	2/TERM		
		EU S-F5		A2XA13-			ELS		GND					
		AU S-E5		A2X413-			BUS		GND					
		2U S- 25		A2XA14-			BUS		GND					
6774	GNU	8U S-E5!	5 11	A2XA14-	5 D	11	BUS		GND					
£55 *	GND	BU S- E 5 !	5 11	A2XA15-	19	11	8US -		GNO					
855+	GND	8U S-85!	5 11	A2X#15-	55		BUS		GND					
		eu s-e5'		A2XA16-			BUS		GND					
855*	GND	EU S-E5	5 11	A2XA16- A2XA17-	55	11	BUS		GND					•
855*	GND	eu s-854	5 11	AZXA17-	19	11	BLS		GND					8
												IT CYNC		
					51Z	E COU	E IDEN'	r no		1 2101M	6 8	IT SYNC		REV
					-				-					
HIGHE	ST h	IRE NUI	PRER	15 1070	۵		80063				54-A	-759628		F
												SHEET	57	

TM 11-5820-804-34/NAVELEX 0969-LP-169-A021/TO 31R5-2G-272 Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

NIRF	FRC# END	TERM	TC Enc	T ER P	CCLO ITE		K E F NGDE	N D T E	RE 14 RK S	R E V
۶55×1	GND BUS-855	- 11	A2XA17-55	11	BLS		GND			8
• •	GND EUS-ESS		A2XA18-19		eus		GND			•
	GND CUS-E55	- +	A2XA18-55		BUS		GND			
855*	GND BUS-E55	5 11	A2XA15-19	-	BUS		GND			8
855*(GND 845-855	5 11	22XA] 5- 55	11	BL S		GND			8
855*(GND 84 5-855	5 11	A2X#20-19	11	BLS		GND			
E55*(GND BUS-855	5 11	A2XA2C-55	11	8US		GND			
E55#0	GND BUS-E55	5 11	A2XA21-19	11	3U S		GNU			
855*(GND BUS-855	11	A2XA21-55	11	BUS		GND			
42 (GND BUS-E55	1	W1-	12	E-20	8K	GNO	GND	PGT 2/TERM	
£56×0	GND BUS-E56	11	A2XA]3-20	11	EL S		CND			
856*1	GND HUS-E56	- 11	A2XA]2-56	11	8U S		GND			
	GND 845-856		A2XA14-2C	-	8L S		GND			
	GND BUS-856		A2XA14-56		8US		GND			
856*(GND 805-656	11	A2XA1 == 20	11	BLS		GND			
£56 #(ND EUS-856	11	A2XA15-56	11	ELS		GND			
856+0	GND BUS-E56	11	A2XA16-20	11	BUS		GND			
E 56 # (GND EUS-E56	11	A2XA16-56	11	BLS		END			
E 56 #0	GND BUS-856	11	A2XA17-20	11	BUS		GNU			8
E 56 # (GND BUS-ESE	11	A2XA17-56	11	ELS		GND			8
E56×(SNC BUS-856	11	A2XA1 E-20	11	eus		END			
E 56 # (GND BUS-856	11	A2XA18-56	11	BUS		GND			
856*(GND BUS-856	11	A2XA15-20	11	BLS		GND			в
E 56 # (GND 845-856	11	A2XA15-56	11	BU S		GNÐ			8
856#1	GND 805-856	11	A2XA2C-20	11	9U S		GND			
£56¥(GND BUS-ESE	11	A2 X A2 C-56	11	8US		GND			
£56*0	GND BUS-856	11	A2XA23-20	11	BLS		GND			
E 56 # 6	END BUS-E56	11	A2 X #2 1-50	11	aus		GND			
42 (GND PU 5-856	1	w1-	12	E-20	BK	GND	<u>C ND</u>	PGT 2/TERM	
86740	GND BUS-FE2	11	A2XA23-01	11	8L S		GND			
862*(GND BUS-EEZ		A2×A22-37		865		e ND			
	GND BUS-862		A2XA74-C1		BUS		GND			
	GND BUS-EE2		A2XA24-37		eus		END	_		
	GND PLS-EE2	-	w 1-		E-20		GNC		PGT-862	8
1050*.	101 -E	3	8L S-1C49	1	E-20	P	+5 VDC	PER	PGT-1049 2/T	ERM B
	J01-A		W1-		E-16		GNO		IC RTN	
	J01-C		W1-		E-20		GND		C RTN	_
	101-0		8L S-8		E-20	R	+5 VDC		PGT-8	8
	J01-F		BUS-14	1	E-20	R	+5 400	PWR	PGT-34 2/TER	₽ B
160#.	J01-F	د	BUS-705	1	£-20	G	-5 VDC	Par	PGT 2/TERN	
			S 1 Z (E COCE	IDEN	T NO	2.	E SYNTH	E BIT SYNC)	REV
HIGHES	ST WIRF NUM	BER	IS 1070 #		80063			S	¥-4-759528	F
									SHEET	58

TM 11 -5820-804-34/NAVELEX 0969-LP-169-4021/TO 31 R5-2G-272 Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

									N		R
WIRE	FRCM	TCOM	5 1 5	10 -		01	-	REF	ņ	D SMA BK C	E
NC.	END	TEPM	ENC		ER ₩		EM	NODE	T E	R É MA RK S	۷
									-		
	J01-F	3	8L S- 7 C6		1	E-20	G	-5 VDC	PWR	PGT 2/TERM	
	J01-H	-	845-35		_	E-20		+5VUC		PGT-35	8
	JC1-J		HUS-E50		-	E-20		+5VDC		PGT	8
	JO1-K JC1-K		BL 5-106 BL 5-968		-	E-20		-5 VDC		PGT 2/TERM PGT 2/TERM	a
C.10+	JUI-K	3	013-300		1	6-20	6	-5406	PWN	FUT Z/TEMP	8
163*	JC1-P	3	BUS-216		1	E-2C	C	+15VDC	PWR	PGT 2/TERM	
	J01-P	3	845-218			E-20		+15VDC		PGT 2/TERM	
44*	JOI-R	2	BUS-848		1	E-20	С	+15VDC	PWR	PGT	
	J01-5	-	EU S−7 5			E-2C		-15 VUC	PWR	PGT 2/TERM	
164#	J01-5	3	BL 5-7E		1	E-20	۷	-15VDC	PWR	PGT 2/TERM	
6.0	J01-T	,	J02-f		2	E - 30	o	A1 540C			
	J01-V	-	302-F BUS-864			E-20 E-20		+15VDC -15VCC	040	PGT	
	J01-W	-	JG2-4		-	E-20		GND		VDCRTN Z/TERM	
	101-M		w1-			E-20		GND		VOCRTN 2/TERM	8
	JC1-X		w1-			E-20		GND		VOCRTN	-
	JC2-A		101-F		-	£-20		GNC		VOCRTN 2/TERM	
	105-R		ACAPTER			188		RVCO	CDA		
	102-1	-	ACAFTER	86 1		188	-	RVCONT	CCA		
161 *			ACAPTER	161		188		TVCO	COA		8
162 *	JUZ-M	2	ACAPTER	102	15	188	CIR	TVCONT	COA	X	9
58*.	J02-P	2	JC1-1		2	€-20	С	+1 5V DC			
	FO1-CTR		ACAPTER	1 (37				LOSINB+	COA	x	в
	PO1-SHELL		ACAFTER			168			COA		8
190+	w1-	12	A1J01-C1	L	7	E-24	eκ	GNC			
11+1	W1-	12	A2JC1-C	L	7	E-24	BK	GND			
1046		13	91 5-63		,	6		CND	CNO		•
1046#			RUS-1018			E-20 E-20		GND GND		PGT-03 PGT-1013 2/TERM	8 2
105+1	-			-		£-20	-	GND		PGT 104	8
37*1			BL S- 32			E-20		GND		PGT	U
1044#			865-51			E-20	-	GND	-	PGT-51 2/TERM	в
1044*1			865-52		-	E-2C		GND	-	PGT-52 2/TERM	e
1045#1			AUS-53			E-20		GND		PGT-53 2/TERH	e
1045+1			ELS-55		-	E-20		GND		PGT-55 2/TERM	8
1043#1	-		BUS-57			E-20		GNU		PGT-57 PGT-81 2/TERM	8
104041		12	EU S-E I		1	E-2C	DK	GNC	GNU	POITOL ZTIERP	B
1040+1	#l-	1	RLS-E2		1	E-20	BK	GND	GND	PGT-32 2/TERM	e
1039#1	• l-		BLS-EE			E-20		GND	-	PGT-86 2/TERM	B
1039*1	nl-		8LS-89		1	E-20	8K	GND	CND	PGT-89 2/TERM	e
1015*1	•1-	12	9LS-92		1	E-20	BK	GND	GND	PGT-93 2/TERM PGT-95 2/TERM	а
1006*1	w1—	12	BUS-SS		1	E-2 J	EK	GND	GND	PGT-95 2/TERM	8
								ť	SYNTH	E BIT SYNC)	
			S	IZE (CC C 8	IDE	NT NO				REV
L.10100	T 1.10 C 111						-		-		-
PIGHES	ST WIRE NUI	MER I	5 1070	A		ECOE:	5		5	54-4-739528	F

SHEET 59

Table B-1. Synthesizer and Bit Synchronizer, Wire List - Continued

· , · , · · · · · · ·

NIRE FE	TC TC	COLCR	N REF D	RE
NC. END	TERM ENC	TERM ITEM	NODE T REMA	
1006*w1-	12 ELS-57	1 E-2C 8K	GND GND PGT-97	ZITERN B
41*%1-	12 GND ELS-85	3 1 E-20 BK	GND GND PGT 2/TE	ERM
41**1-	12 GNC BLS-65	4 1 E-2C 8K	GND GND PGT 2/TE	ERM
42*w1-	12 GNC ELS-85	5 1 E-2C BK	GND GND PGT 2/ TE	RM
42*#1-	12 GND BLS-850	6 1 E-20 EK	GND GND PGT 2/TE	ERM
559 + WL-	12 GND ELS-E63	2 1 E-2C EK	GND GND PGT-862	e
152#w1-	12 J01-#	2 E-16 BK	GND +5VDC RTN	
153#W1-	12 J01-C	2 E-20 EK	GND -5VDC RTN	
154+w1-	12 J01-¥	3 E-20 BK	GND +15VECRTN 2/	TERM 8
155#Wl-	12 JC1->	2 E-20 BK	GNO -LSVDCRIN	-

	SIZE CCC	E ICENT NC.	('SYNTH & BIT SY C)	REV
HIGHEST WIRE NUMBER IS 1070	۵	80063	SM-4-759528	F
			SHEET	60

From	n	То		V	/ire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
٦I	1	Al	35	18	W	
١٦	2	Al	36	18	ВК	
JI	3	Al	30	22	G	
Al	1	CR17	A	18	Y	
Al	2	C21	(-)	18	w/o	
Al	3	CR18	A	18	Y	
Al	4	CR19	A	18	BL	
Al	5	C22	(-)	18	V	
Al	6	C R20	A	18	BL	
Al	7	Q4	с	20	R	Twisted pair. 🔻
Al	8	C5	(+)	20	W/R	
Al	9	Q5	с	20	вк	Twisted pair.
Al	10	CR15	с	18	BR	
Al	10	CR11	A	24	BR	
Al	11	C 20	(+)	18	W/BR	
Al	11	C18	(-)	24	W/BR	
Al	12	CR16	с	18	BR	
Al	12	CR12	A	24	BR	

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 Table B-2. Power Supply PS1 Wire List

TM 11 -5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 Table B-2. Power Supply PS1 Wire List - Continued

Fron	n	То		V	Vire		
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks	
AI	13	Q6	с	20	w	Twisted pair.	
AI	14	C5	(+)	20	W/R		
Al	15	Q7	с	20	GY	Twisted pair. 🔻	
AI	16	-				Not used.	
Al	17	-				Not used.	
Al	18	-				Not used.	
Al	19	E4		22	GY	Twisted pair. 🔻	
Al	20	A3	D	22	R		
AI	21	E3		22	w	Twisted pair. 🔻	
AI	22	CR13	с	16	вк	2 wires.	
AI	22	CR9	A	22	вк		
Al	23	C 19	(+)	16	W/BK	2 wires.	
Al	23	C17	(-)	22	W/BK		
Al	24	CR14	с	16	вк	2 wires.	
Al	24	CRIO	A	22	вк		
Al	25	E2		22	вк	Twisted pair.	
Al	26	A3	A	22	R		
AI	27	E1		22	GY	Twisted pair.	

Table B-2. Power Supply PS1 Wire List - Continued

From	n	То		V	Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
Al	28	-				Not used.
Al	29	-				Not used.
Al	30	١٦	3	22	G	
AI	31	-				Not used.
Al	32	-				Not used.
AI	33	-				Not used.
AI	34	CR3	С	18	W/BK	
AI	35	JI	1	18	w	
Al	36	١٢	2	18	BK	
AI	37	CR2	С	18	W/BK	
CR2	A	C5	(-)	18	W/GY	
CR2	с	Al	37	18	W/BK	
CR3	с	AI	34	18	W∕BK	
CR5	С	C5	(+)	18	W/R	
CR9	А	Al	22	22	ВК	
CR10	Α	Al	24	22	ВК	
CRII	A	Al	10	24	BR	
CR12	A	A1	12	24	BR	

Table B-2. Power Supply PS1 Wire List - Continued

From		То		v	/ire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
CR13	с	Al	22	16	вк	2 wires.
CR14	с	Al	24	16	вк	2 wires.
CR15	с	Al	10	18	BR	
CR16	с	Al	12	18	BR	
CR17	A	AI	1	18	Y	
CR18	A	Al	3	18	Y	
CR19	Α	AI	4	18	BL	
CR20	A	Al	6	18	BL	
CR49	A	TPI		24	R	
CR49	Α	C51	(+)	18	R	
CR49	G	P2	12	24	R	
CR49	С	C51	(-)	18	W/R	
CR50	A	C 52	(+)	22	W/G	
CR50	G	Р3	12	24	W/G	
CR50	С	T P2		24	G	
CR50	С	C52	(-)	22	G	
CR51	A	TP3		24	0	
CR51	А	C53	(+)	22	0	

Table B-2. Power Supply PSI Wire List - Continued

From		Το	Το		Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
CR51	G	P2	1	24	0	
CR51	с	C53	(-)	22	w/o	
CR52	A	C54	(+)	22	w/\/	
CR52	G	P3	1	24	w/v	
CR52	с	C54	(-)	22	v	
CR52	с	TP4		24	V	
C5	(+)	RI	A	22	W/R	
C5	(+)	CR5	с	18	W/R	
C5	(+)	A1	8	20	W/R	
C5	(+)	Al	14	20	W/R	
C5	(-)	Q6	E	20	W/G	
C5	(-)	CR2	A	18	W/G	
C5	(-)	Q5	E	20	W/G	
C5	(-)	A3	В	22	W/G	
C 17	(+)	Q12	с	22	BK/BL	
C 17	(+)	P2	14	22	BK/BL	
C 17	(-)	AI	23	22	W/BK	
C 18	(+)	Q13	с	24	ВК/Ү	

Table B-2. Power Supply PSI Wire List - Continued

From	n	То		V	Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
C 18	(+)	P3	14	24	ВК/Ү	
C 18	(-)	Al	11	24	W/BR	
C 19	(+)	Al	23	16	W/BK	2 wires.
C 19	(+)	Q15	с	16	W/BK	
C 19	(+)	Q17	с	16	W/BK	
C 19	(-)	C51	(-)	16	W/R	2 wires.
C 20	(+)	AI	11	18	W/BR	
C 20	(+)	Q19	с	18	W/BR	
C20	(-)	C52	(-)	18	G	
C21	(+)	Q21	с	18	w/y	
C21	(+)	P2	7	24	W/Y	
C21	(-)	AI	2	18	w/0	
C21	(-)	C 53	(-)	18	w/0	
C22	(+)	Q23	с	18	v	
C 22	(+)	P3	7	24	V	
C22	(-)	Al	5	18	V	
C22	(-)	C54	(-)	18	v	
C22	(-)	AI	5	18	V	

Table B-2. Power Supply PS1 Wire List - Continued

From	From			V	Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
C51	(+)	E10		16	R	
C51	(+)	E13		16	R	
C51	(+)	CR49	A	18	R	
C51	(+)	P2	19	24	R	
C51	(+)	P2	20	24	R	Twisted pair. 🔻
C51	(+)	PS1P1	D	20	R	+5 ∨.
C51	(+)	PS1P1	E	20	R	+5∨.
C51	(+)	PS1P1	н	20	R	+5 V.
C51	(+)	PS1P1	н	20	R	+5 ∨.
C51	(+)	PS1P1	E	20	R	+5 ∨.
C51	(+)	PS1P1	L	20	R	+5 ∨.
C51	(+)	PS 1P1	D	20	R	+5 V.
C51	(-)	C19	(-)	16	W/R	2 wires.
C51	(-)	CR49	с	18	W/R	
C51	(-)	P2	13	24	W/R	
C51	(-)	P2	15	24	W/R	Twisted pair. 🔻
C51	(-)	PS1P1	A	16	W/R	+5 V COM.
C51	(-)	PS1P1	В	16	W/R	+5 V COM.

From	n	То		V	Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks ·
C51	(-)	TP5		24	W/R	
C52	(+)	E5		18	W/G	
C52	(+)	CR50	A	22	W/G	
C52	(+)	РЗ	19	24	W/G	
C52	(+)	РЗ	20	24	W/G	Twisted pair.
C52	(+)	PS1P1	N	16	W/G	-5 V COM.
C52	(+)	PS1P1	с	16	w/G	-5 ∨ сом.
C 52	(-)	C20	(-)	18	G	
C52	(-)	CR50	с	22	G	
C 52	(-)	Р3	13	24	G	
C52	(-)	Р3	15	24	G	Twisted pair, 🔻
C52	(-)	PS1P1	F	20	G	-5∨.
C52	(-)	PS1P1	к	20	G	-5∨.
C52	(-)	PS 1 P1	F	20	G	-5 V.
C53	(+)	E6		18	0	
C 53	(+)	CR51	A	22	0	
C 53	(+)	P2	10	24	0	
C53	(+)	P2	11	24	0	Twisted pair. 🔻

TM 1 1-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 Table B-2. Power Supply PS1 Wire List - Continued

Change 1 B-68

Table B-2. Power Supply PS1 Wire List - Continued

From	ו	То		V	Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
C53	(+)	PS 1 P 1	Р	20	0	+15 V.
C53	(+)	PS1P1	R	20	0	+15∨.
C 53	(+)	PS 1P 1	Р	20	0	+15 ∨.
C53	(+)	PS1P1	R	20	0	+15 V.
C53	(+)	PS 1 P 1	Т	20	0	+15 V.
C 53	(+)	PS1P1	υ	20	0	+15∨.
C53	(-)	C21	(-)	18	w/o	
C 53	(-)	CR51	с	22	w/o	
C53	(-)	P2	4	24	w/0	
C 53	(-)	P2	8	24	w/o	Twisted pair.
C53	(-)	PS1P1	w	16	w/o	+15 V COM.
C53	(-)	PS1P1	L	16	w/o	+15 ∨ COM.
C 54	(+)	E7		18	w/v	
C54	(+)	CR52	A	22	w/\/	
C54	(+)	Р3	10	24	w/v	
C54	(+)	РЗ	11	24	w/v	Twisted pair.
C54	(+)	PS1P1	×	16	w/v	-15 V COM.
C 54	(+)	PS1P1	м	16	w/v	-15 ∨ сом.

TM 11 -5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272 Table B-2. Power Supply PS1 Wire List - Continued

From		Το		Wire		
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
C54	(-)	C22	(-)	18	V	
C54	(-)	CR52	с	22	V	
C54	(-)	РЗ	4	24	V	
C54	(-)	Р3	8	24	V	Twisted pair.
C54	(-)	PS 1 P 1	v	20	V	-15∨.
C54	(-)	PS1P1	s	20	v	-15 V.
C54	(-)	PS1P1	V	20	V	-15 V.
C54	(-)	PS1P1	S	20	v	-15 ∨.
C51	(-)	C55				
C 55		GND				
P S1P1	D	C51	(+)	20	R	+5 V.
PS1P1	E	C51	(+)	20	R	+5∨.
PS1P1	н	C51	(+)	20	R	+5 ∨.
PS1P1	н	C51	(+)	20	R	+5 ∨ .
P S1P 1	E	C51	(+)	20	R	+5 ∨.
PS 1 P1	L	C51	(+)	20	R	+5 ∨.
PS1P1	D	C51	(+)	20	Ŕ	+5 V.
P S1P1	A	C51	(+)	16	W/R	+5 V COM.

Table B-2. Power Supply PS1 Wire List - Continued

From	From		Το		Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
PS1P1	В	C51	(-)	16	W/R	+5 ∨ COM.
PS 1 P1	N	C52	(+)	16	W/G	-5 V COM.
PS1P1	с	C52	(+)	16	W/G	-5 V COM.
PS1P1	F	C52	(-)	20	G	-5∨.
PS1P1	к	C52	(-)	20	G	- 5 ∨.
P S1P1	F	C 52	(-)	20	G	-5 V.
PS IP 1	Р	C53	(+)	20	0	+15 V.
PS 1 P 1	R	C53	(+)	20	0	+15 V.
PS1P1	Р	C53	(+)	20	0	+15 V.
PSIPI	R	C53	(+)	20	0	+15 V.
P S 1 P 1	т	C53	(+)	20	0	+15 V.
PS1P1	U	C53	(+)	20	0	+15 V.
PS1P1	w	C 53	(-)	16	w/o	+15 ∨ COM.
P S1P1	L	C53	(-)	16	w/o	+15 V COM.
PS1P1	x	C54	(+)	16	w/v	-15 V COM.
PS1P1	м	C54	(+)	16	w/v	-15 ∨ COM.
PS1P1	v	C54	(-)	20	v	-15∨.
PS1P1	S	C54	(-)	20	v	-15 V.

Change 1 B-71

From	n	To		Wire		
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
PSIPI	v	C54	(-)	20	V	-15 V.
PS1P1	s	C54	(-)	20	V	-15 V.
TPI		CR49	A	24	R	
TP2		CR50	с	24	G	
TP3		CR51	A	24	0	
TP4		CR52	с	24	V	
TP5		C51	(-)	24	W/R	
Q4	с	Al	7	20	R	Twisted pair. 🔻
Q5	с	AI	9	20	вк	Twisted pair.
Q5	E	C5	(-)	18	W/G	
Q6	с	Al	13	20	w	Twisted pair.
Q7	с	AI	15	20	G	Twisted pair,
Q 10	с	P2	5	24	R	
Q10	В	P2	6	24	w	
QII	с	P3	5	24	0	
QII	В	P3	6	24	Y	
Q12	с	C 17	(+)	22	BK/BL	
Q12	В	P2	16	24	W/BL	

Table B-2. Power Supply PS1 Wire List - Continued

From	n	To Wire	Wire			
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
Q12	E	P2	17	24	Y	
Q13	с	C18	(+)	24	ВК/Ү	
Q13	В	P3	16	24	w	
Q13	E	P3	17	24	G	
Q13	E	Q19	В	24	G	
Q14	E	P2	18	24	W/BK	
Q15	с	C 19	(+)	16	W/BK	
Q17	с	C 19	(+)	16	W/BK	
Q19	с	C20	(+)	18	W/BR	
Q19	E	P3	18	24	W/BR	
Q19	В	Q13	E	24	G	
Q20	Ε	P2	9	24	G	
Q21	с	C21	(+)	18	W/Y	
Q22	E	P3	9	24	Y	
Q23	с	C22	(+)	18	v	
RI	A	C5	(+)	22	W/R	
R1	В	A3	E	22	W/R	
El		AI	27	22	GY	Twisted pair. ▼

Table B-2. Power Supply PS1 Wire List - Continued

From	From			V	Vire	
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
E2		Al	25	22	BK	
E3		Al	21	22	w	
E4		Al	19	22	G	Twisted pair.
E5		C52	(+)	18	W/G	
E6		C53	(+)	18	0	
E7		C54	(+)	18	w/v	
E10		C51	(+)	16	R	
E13		C51	(+)	16	R	
A3	A	Al	26	22	R	
A3	В	С5	(-)	22	W/G	
A3	с	-				Not used.
A3	D	AI	20	22	R	
A3	E	RI	в	22	W/R	
P2	1	CR51	G	24	0	
P2	2	-				Not used.
P2	3	-				Not used.
P2	4	C 53	(-)	24	w/0	
P2	5	Q10	с	24	W/O R	

From	n	То		Wire		
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
E2		Al	25	22	BK	
E3		Al	21	22	w	
E4		Al	19	22	G	Twisted pair.
E5		C52	(+)	18	W/G	
E6		C53	(+)	18	0	
67		C54	(+)	18	w/v	
E10		C51	(+)	16	R	
E13		C51	(+)	16	R	
A3	A	Al	26	22	R	
A3	В	С5	(-)	22	W/G	
A3	с	-				Not used.
A3	D	Al	20	22	R	
A3	Ε	RI	в	22	W/R	
P2	1	CR51	G	24	0	
P2	2	-				Not used.
P2	3	-				Not used.
P2	4	C53	(-)	24	w/0	
P2	5	Q10	с	24	R	
	ł	l		ł		

Table B-2. Power Supply PS1 Wire List - Continued

From	n	То		Wire		
Symbol number	Pin	Symbol number	Pin	Size	Color	Remarks
P2	6	Q10	В	24	w	
P2	7	C21	(+)	24	W/Y	
P2	8	C53	(-)	24	w/o	Twisted pair. 🔻
P2	9	Q20	E	24	G	
P2	10	C53	(+)	24	0	
P2	11	C 53	(+)	24	0	Twisted pair.
P2	12	CR49	G	24	R	
P2	13	C51	(-)	24	W/R	
P2	14	C17	(+)	22	BK/BL	
P2	15	C51	(-)	24	W/R	Twisted pair. 🔻
P2	16	Q12	В	24	W/BL	
P2	17	Q12	Ē	24	Y	
P2	18	Q14	E	24	W/BK	
P2	19	C51	(+)	24	R	
P2	20	C51	(+)	24	R	↓ ↓
РЗ	1	CR52	G	24	w⁄v	
P3	2	-				Not used.
P3	3	-				Not used.

APPENDIX C

GLOSSARY OF TERMS

This appendix defines the	e mnemonics used to identify the signals carried between cards, card files, and subassem
	Table C-1. Glossary of Terms
Mnemonic	Description
A	External Jumper
AA	2R Clock To PN Sequence Generator
AAA	2R Clock To Encoder Complement
ALMRST	Alarm Reset
ALTCLK	Alternate Clock Output
ALTCLKT	Alternate Clock Test Output
ALTOUT	Alternate Data Output
ALTOUTT	Alternate Data Test Output
AUDALMI.2	Audible Alarm
В	2R Clock To Encoder True
BCKOUTT	Buffered Standard Clock Output True
BRD256C	Error Counter Load Count 256
BUFFOUTT	Standard Data Test Output
CBSDATC	Bypass Data
CLKONE	Drive To Clock B Indicator
CLKOUT	Standard Clock Output
CLKOUTT	Clock Output Circuit
CLKZER	Drive to Clock A Indicator
CLKOUTC	Standard Clock Output Complement
CLKOUTT	Clock Output Circuit
CMPATOC	Comparator Automatic Resync
COMPERRT	Comparator Error True
COMPCKC	Comparator Clock To Front Panel Connector
COMPACKT	Comparator Clock True
COMPDTC	Comparator Data Complement
COM POVC	Comparator Overflow Complement
CTN-11	External Jumper On Error Comparator
DACCLK	Clock Complement To D/A Converter, Loop Filter, and PN Sequence Generator
DATFD	Data From Decoder
DATFDCC	Data From External Decoder
DATFE	Symbols From Coder
DATFENC	Data From Encoder
DATONE	Drive To Data A Indicator
DATOUT	Standard Data Output
DATOUTT	Data To Output Circuits
DATTE	Data To Coder
DATTENT	Data To Internal Or External Coder
DATZER	Drive To Data B Indicator
DIFDECT	Differential Decoder Enable
DIFENCC	Differantial Encoder Enable
DISABL	+5 V FLTR
DSALMG	Disable Alarm
DSTBCK	Grount To Clock Input Of Divide By 37,500 Counter (Internal Clock)
ENCLKRC	Enable Clocked Data
ENOPERC	Enable Operate Mode
ENSTDRC	Enable Standard Data
ENTESTC	Enable Test Mode
EVTYCT	15 V ELTP Jumper On Input Interface

EXTXGT ERRCNT ERROUT

ERRSIG

+5 V FLTR Jumper On Input Interface

Error Pulse To Front Panel Connector

Error Count Enable

Monitor Meter Return

Table C-1 Glossary of Terms-Continued Description

EXTALM1.2 EXTDECC EXTDECT EXTENCC EXTENCT ICFCLKT ICFDATT ICFRLYE **ICFRYDAT** IFCOB75 ICFOV50+ ICFOU75 + ICFIB75 ICFIN50 t ICFIN75 ICF1 ICF2 INCLK INSTD INTCLK INTCLKT LFMSBT **LFOVERC** LFTRANT LFUNDRT LOSINB + LOSSLTC LPFCLKT MANSMPC MSBTD NODECC NOENCC OLCST PULLUP+ RBSBRC RBSBRT RBSBSSC RBSDATT RCKFD RCKFDCT RCKTD RCKTDCT RCKTE RCLKTE + RDAC-I RDAC-2 RDAC-3 RDAC-4 RDAC-5 RDAC-6 RDAC-7 RDAC-8 RDUMP RLDPGM **RLFOVRC** RLFUNDT RMIXD RMIXO RSAMP RSIGNT RSYNTST RTCXO RTRANT RVCO RVCONT

Mnemonic

External Alarm Contact Closure External Decoder Enable Complement External Decoder Enable True External Encoder Enable Complement External Encoder Enable True ICF Clock ICF Test Data Operate/Test Relay Control Receive ICF Data To Bit Detector Bipolar Output 75 Ohm Balanced Bipolar NRZ Output 50 Ohm Unbalanced Bipolar Output 75 Ohm Unbalanced 75 Ohm Input (Balanced) 50 Ohm Input (Unbalanced) 75 Ohm Input (Unbalanced) Decoded ICF Signals (before combining) Decoded ICF Signals (before combining) Standard Clock Input Standard Data Input Internal Clock Output Test Output To PN Sequence Generator Transmit Data MSB To Loop Filter Transmit Loop Filter Overflow Transmit Data Transition To Loop Filter Transmit Loop Filter Underflow LOS Input Receive Bit Sync Loss Of Lock Indicator Transmit Loop Filter Clock Comparator Manual Resync Most Significant Bit To External Decoder No Decoding No Encoding LOS Output +5 V On Counter Load Inputs Receive Bit Sync Bit Rate Complement Receive Bit Sync Bit Rate True Frequency Control To Receive Frequency Synthesizer VCO Receive Bit Sync Data True Receive Clock From External Decoder R Clock From External Decoder Receive Clock To External Decoder Receive Clock To Decoder Interface True Clock To Coder R Clock To Encoder True Receive Loop Filler Output To D/A Converter

Receive Integrator Dump Signal Receive Load Program Receive Loop Filter Overflow Receive Loop Filter Underflow 30 ± 10 MHz To Receive Reference Divider Receive Synthesizer 30 ± 10 MHz From Mixer/Output Amplifier Receive Sample From Programmable Divider Receive Sign Bit To Loop filter Receive Sign Bit To Loop filter Receive Synthesizer 15 MHz TCXO Output Receive Data Transition To Loop Filter Receive 15 MHz VCO Output

Table C-1. Glossary of Terms-ContinuedDescription

Mnemonic

	Decemption
RXBSLOL	Receive Bit Sync Loss Of Lock Indication
RXFAIL	Receive Section Fault Indication
RXMPD-1Receive Programmable Divider Program	
RXMPD-2	
RXMPD-4	
RXMPD-8	
RXMX1	Symbol Rate Switch Setting Between 50000 and 99999
RXMX2	Symbol Rate Switch Setting Between 25000 and 49999
RXMX4	Symbol Rate Switch Setting Between 12500 and 24999
RXMX8	Symbol Rate Switch Setting Between 10000 and 12499
RXPDO-1	Digit I (Least Significant) Of Counter Encoder Program Output
RX PDO-2	
RXPDO-4	(Receive Synthesizer)
RXPDO-8	
RXPDI-1	Digit 2 Of Counter Encoder Program Output (Receive
RXPDI-2	
RXPD1-4	Synthesizer)
RXPD1-8 RXPD2-1	Digit 3 Of Counter Encoder Program Output (Receive
RXPD2-2	Digit 3 Of Counter Encoder Program Output (Neceive
RXPD2-4	Synthesizer)
RSPD2-8	Synthesizer)
RSPD3-1	Digit 4 Of Counter Encoder Program Output (Receive
RXPD3-2	Bigit i of obtainer Enobaci i regiani o'tipat (recorre
RXPD3-4	Synthesizer)
RXPD3-8	, ,
RXPD4-1	Digit 5 (Most Significant) Of Counter Encoder Program Output
RXPD4-2	
RXPD4-4	(Receive Synthesizer)
RXPD4-8	
RXPD5-1	Counter Encoder Multiplier Code To Synthesizer
RXPD5-2	
RXPD5-4	(Receive Synthesizer)
RXPD5-8 RXSYNRC	Receive Bit Sync Clock Complement
RXSYNRT	Receive Bit Sync Clock True
RX9-0-1	Least Significant Symbol Rate Digit Includes 9's Complement Of 20
RX9-0-2	Least Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-0-4	Least Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-0-8	Least Significant Symbol Rate Digit Includes 9's Complement Of 21
RX9-1-1	Next Least Significant Symbol Rate Digit Includes 9's Complement Of 2"
RX9-1-2	Next Least Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-1-4	Next Least Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-1-8	Next Least Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-2-1	MidD1e Significant Digit Symbol Rate Digit Includes 9's Complement Of 2"
RX9-2-2	MidD1e Significant Digit Symbol Rate Digit Includes 9's Complement Of 2'
RX9-2-4	MidD1e Significant Digit Symbol Rate Digit Includes 9's Complement Of 2'
RX9-2-8	MidD1e Significant Digit Symbol Rate Digit Includes 9's Complement Of 2'
RX9-3-1 RX9-3-2	Next Most Significant Symbol Rate Digit Includes 9's Complement Of 2" Next Most Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-3-2 RX9-3-4	Next Most Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-3-8	Next Most Significant Symbol Rate Digit Includes 9's Complement Of 2 Next Most Significant Symbol Rate Digit Includes 9's Complement Of 21
RX9-4-1	Most Significant Symbol Rate Digit Includes 9's Complement Of 2°
RX9-4-2	Most Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-4-4	Most Significant Symbol Rate Digit Includes 9's Complement Of 2'
RX9-4-8	Most Significant Symbol Rate Digit Includes 9's Complement Of 2'
RO-COM	+5 V To Receive Symbol Rate S5
R1-COM	+5V To Receive Symbol Rate S4
R2-COM	+5 V To Receive Symbol Rate S3
R3-COM	+5 V To Receive Symbol Rate S2
R4-COM	+5 V To Receive Symbol Rate S1
R1-10M	Symbol Rate Switch Selection Between I and 9.9999 MHz Complement
RI-10MT	Symbol Rate Switch Selection Between 1 and 9.9999 MHz True
R10-100K R100K-1M	Symbol Rate Switch Selection Between 19.2 and 99.999 kb/s Symbol Rate Switch Selection Between 100 and 999.99 kb/s
	Symbol Nate Switch Selection Detween 100 and 333.33 NJ/S

Table C-1. Glossary of Terms-Continued Description Mnemonic RIOOKIMT Symbol Rate Switch Selection Between 100 and 999.99 kb/s True RI0100KT Symbol Rate Switch Selection Between 19.2 and 99.999 kb/s Synthesizer 15 MHz Input To Mixer R15MIX R45MA Receive 45 MHz Amplifier Input R45MIX Synthesizer 45 MHz Input To Mixer R45MVCO Receive 45 MHz VCO Output SGNTD Sign Bit To Decoder **SGN-11** PN Sequence Generator External Jumper From Stage 11 SMPSTRC External Jumper To Resync Comparator SQGENCK Sequence Generator Clock SYNCNII 2047 Bit Sync TBSBSSC Frequency Control To Transmit Frequency Synthesizer VCO Transmit Bit Sync Data Complement Output TBSDATC TBSDATT Transmit Bit Sync Data True Output (Test) Transmit Bit Sync Loss Of Lock TBSLOLC TBS2RC Transmit Bit Sync Clock X2 TDAC-1 Transmit Loop Filter Output To D/A Converter TDAC-2 TDAC-3 TDAC-4 TDAC-5 TDAC-6 TDAC-7 TDAC-8 TDUMP Transmit Integrator Dump Signal TESTM15 --15 V To Monitor Meter TESTM5V -5 V To Monitor Meter TESTP15 +15 V To Monitor Meter **TESTP5V** +5 V To Monitor Meter THERMO Overtemperature indication TLDPGM Transmit Load Program TMIXD 30 + MHz To Transmit Reference Divider TMIXO Transmit Synthesizer 30 -10 MHz From Mixer/Output Amplifier TSAMP Transmit Sample From Programmable Divider TSCMO Stable Clock To Reference Divider TSCTCXO 45 MHz To Stable Clock TSC45M 15 MHz Reference To Transmit Stable Clock Test Sequence (2047 Bit PRN) TSEQ+ Test Sequence Bit Rate **TSEQBRC** TSTALT Test Alternate Data Test ICF Input TSTICF **TSTRXBS** Test Receive Bit Sync TSTSEQ **Test Sequence** TSTTXBS Test Transmit Bit Sync Transmit Test Of VCO Control Voltage To Meter TSYNTST TTXLO Transmit Synthesizer 15 MHz TCXO Output TVCO Transmit 15 MHz VCO Output TVCONT Control To Transmit 15 MHz VCO TXBSDTT Data To Transmit Bit Sync TXBSFL Transmit Bit Sync Fault Indication Transmit Section Fault Indication TXFAIL TXMXI Transmit Rate Switch Setting Between 50000 and 99999 Transmit Rate Switch Setting Between 25000 and 49999 TXMX2 TXMX4 Transmit Rate Switch Setting Between 12500 and 24999 Transmit Rate Switch Setting Between 10000 and 12499 TXMX8 TXPDO-1 Digit 1 (Least Significant) Of Counter Encoder Program Output TXPDO-2 TXDPO-4 (Transmit Synthesizer) TXPDO-8 TXPDI-1 Digit 2 Of Counter Encoder Program Output (Transmit TSPDI-2 TXPD1-4 Synthesizer) TXPDI-8 TSPD2-1 Digit 3 Of Counter Encoder Program Output (Transmit TXPD2-2 TXPD)2-4 Synthesizer) TXPD2-8

Table C-1. Glossary of Terms-Continued Description

Mnemonic	Description
TXPD3-1 TXPD3-2	Digit 4 Of Counter Encoder Program Output (Transmit
TXPD3-4 TXPD3-8	Synthesizer)
TXPD4-1 TXPD4-2	Digit 5 (Most Significant) Of Counter Encoder Program Output
TXPD4-4 TXPD4-8	(Transmit Synthesizer)
TXPD5-1 TXPD5-2	Counter Encoder Multiplier Code To Synthesizer (Transmit
TXPD5-4 TXPD5-8	Synthesizer)
TXSYNRC	Transmit Bit Sync Clock Complement
TXSYNRT	Transmit Bit Sync Clock True
TXSYNTR	Internal Clock Generator Output
TX9-0-1	Least Significant Transmit Rate Digit Includes 9's Complement Of 20
TX9-0-2	Least Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-0-4	Least Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-0-8	Least Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-1-1	Nest Least Significant Transmit Rate Digit Includes 9's Complement Of 20
TX9-1-2	Next Least Significant Transmit Rate Digit Includes 9's Complement Of 21
TX9-1-4	Next Least Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-1-8	Next Least Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-2-1	Middle Significant Digit Transmit Rate Digit Includes 9's Complement Of 20
TX9-2-2	Middle Significant Digit Transmit Rate Digit Includes 9's Complement Of 2'
TX9-2-4	Middle Significant Digit Transmit Rate Digit Includes 9's Complement Of 2'
TX9-2-8	Middle Significant Digit Transmit Rate Digit Includes 9's Complement Of 2'
TX9-3-1	Next Most Significant Transmit Rate Digit Includes 9's Complement Of 20
TX9-3-2	Next Most Significant Transmit Rate Digit Includes 9's Complement Of 21
TX9-3-4	Next Most Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-3-8	Next Most Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-4-1	Most Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-4-2	Most Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-4-4	Most Significant Transmit Rate Digit Includes 9's Complement Of 2'
TX9-4-8	Most Significant Transmit Rate Digit Includes 9's Complement Of 2'
TO-COM	+5 V To Transmit Data Rate Switch S5
T1-COM	+5 V To Transmit Data Rate Switch S4
T2-COM	+5 V To Transmit Data Rate Switch S3
T3-COM	+5 V To Transmit Data Rate Switch S2
T4-COM	+5 V To Transmit Data Rate Switch S1
TI-10M	Transmit Rate Switch Selection Between 1 and 9.9999 Mb/s Complement
TI-10MT	Transmit Rate Switch Selection Between 1 and 9.9999 Mb/s True
T10-100K	Transmit Rate Switch Selection Between 19.2 and 99.999 kb/s
T10OK-1M	Transmit Data Rate Switch Selection 100 and 999.99 kb/s
T100K1MT	Transmit Rate Switch Selection Between 100 and 999.99 kb/s True
T10100KT	Transmit Rate Switch Selection Between 19.2 and 99.999 kb/s True
T45MA	Transmit 45 MHz Amplifier Input
T45MIX	45 MHz Input To Mixer
T45MVCO	Transmit 45 MHz VCO Output
2RCKFE	2X Clock To Coder
2RCKFEC	2R Clock From Encoder
2RCKTD	2R Clock To Decoder
2RCKTE	2R Clock To Encoder Complement

C-5

By Order of the Secretary of the Army:

FRED C. WEYAND General, United States Army Chief of Staff

Official: PAUL T. SMITH Major General, United States Army The Adjutant General **DISTRIBUTION:** Active Army: USASA (2) Svc College (1) COE (1) USASESS (5) **TSG** (1) USAINTCS (3) DARCOM (1) USAADS (2) MICOM (2) USAARMS (2) TECOM (2) USAIS (2) TRADOC (2) USAES (2) MAAG (1) ARADCOM (2) ARADCOM Rgn (2) USARMIS (1) OS Maj Comd (4) USAERDAA (1) LOGCOMDS (3) USAERDAW (1) USACC (4) Sig FLDMS (1) MDW (1) Armies (2) Corps (2) Instl (2) except Ft Gillem (10) Ft Gordon (10) Ft Huachuca (10) Ft Carson (5) SAAD (30) LBAD (14) TOAD (14) SHAD (3) Ft Richardson (ECOM Ofc) (2) ARNO & USAR: None. For explanation of abbreviations used, e AR 10-bO0. *U.S. GOVERNMENT PRINTING OFFICE: 1981 O - 361-647 (2690)

Contractor: Shoot this imprint at 55% and strip in




Figure FO-1. Coders and interface, functional block diagram.

TM 11-5820-804-34




Figure FO-2. Fault and status monitor, functional block diagram.




Figure FO-3. Test circuits, functional block diagram.

TM 11-5820-804-34





Figure FO-4. Input interface, A2A1A2A4 (SM-D-742037) schematic diagram.



EL3CN007

Figure FO-5. Transmit bit detector, A2A1A1A17, A2A1A2A11 (SM-D-742045) schematic diagram.




Figure FO-6. Loop filter, A2A1A1A16, A2A1A2A12 (SM-D-731221) schematic diagram.





Figure FO-7. Digital-to-analog converter, A2A1A1A15, A2A1A2A13 (SM-D-731217) schematic diagram.



EL5820-804-34-TM-27

Figure FO-8. Reference oscillator, A2A1A1A3, A2A1A2A21 (SM-D-742129) schematic diagram.




Figure FO-9. Reference divider, A2A1A1A5, A2A1A2A20 (SM-D-742133), schematic diagram.




Figure FO-10. 45 MHz phase lock loop, A2A1A1A6, A2A1A2A18 (SM-D-742113) schematic diagram.




Figure FO-11. 45 MHz amplifier, A2A1A1A8, A2A1A2A16 (SM-D-742117) schematic diagram.




Figure FO-12. Programmable divider, A2A1A1A2, A2A1A2A23 (SM-D-742109) schematic diagram.




Figure FO-13. Counter encoder, A2A1A1A1, A2A1A2A24 (SM-D-742105) schematic diagram.




Figure FO-14. 15 MHz amplifier, A2A1A1A1A11, A2A1A2A14 (SM-D-742121) schematic diagram.

TM 11-5820-804-34




Figure FO-15. Mixer/output amplifier, A2A1A1A10, A2A1A2A15 (SM-D-742125) schematic diagram.




Figure FO-16. Coder switch, A2A1A2A6 (SM-D-742041) schematic diagram.






Figure FO-17. Coder interface, A2A1A2A6 (SM-D-742049) schematic diagram.



EL3CN008

Figure FO-18. LOS/cable driver, A2A1A2A3 (SM-D-742081) schematic diagram.



NOTES:

I. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN: FOR COMPLETE DESIGNATION PREFIX WITH UNIT NUMBER AND SUBASSY DESIGNATION.

UNLESS OTHERWISE SPECIFIED: RESIS-TANCE VALUES ARE IN OHMS, 25%, 1/8 WATT CAPACITANCE VAULES ARE IN MICROFARADS.


3. SWITCHES SILLSZ ARE SHOWN IN POSITION I SEE CONTACT OPERATION TABLE.

E A	HIGHEST REFERENCE DESIGNATION							
C7	KI	L2	RIO	52				
<i>U2</i>								
REF		T USE		TIONS				

EL3CN009

Figure FO-18.1. NRZ interface, A2A1A2A2 (SM-D-877791) schematic diagram.

TM 11-5820-804-34/NAVELEX 0969-LP-169-4021/TO 31R5-2G-272




NOTES:


1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN: FOR COMPLETE DESIGNATION PREFIX WITH UNIT NUMBER AND SUB-ASSEMBLY DESIGNATIONS,

 UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS, 15%, 1/8W, CAPACITANCE VALUES ARE IN MICROFARADS.

 SWITCH 51 THRU S4 ARE SHOWN IN POSITION ONE. UNUSED POLES ARE OMITTED. SEE CONTACT OPERATION TABLE.


4. UI, U2 ARE PART NO. U6A7760393. ARI, AR2 ARE PART NO. U5F773393.





EL3CN010

Figure FO-19. LOS/cable receiver and decoder. A2A1A2A1 (SM-D-742089) schematic diagram.



EL3CN011

Figure FO-20. Line driver, A2A1A1A21, A2A1A1A22, A2A1A1A23 (SM-D-742053) schematic diagram.




Figure FO-21. Stable clock, A2A1A1A12 (SM-D-731201) schematic diagram.




Figure FO-22. 11-bit PN sequence generator, A2A1A2A7 (SM-D-742057) schematic diagram.




Figure FO-23. Error comparator, A2A1A2A8 (SM-D-742061) schematic diagram.




Figure FO-24. Digital-to-analog meter, A2A1A2A9 (SM-D-742065) schematic diagram.




Figure FO-25. Alarm circuits, A2A1A2A10 (SM-D-742033) schematic diagram.




Figure FO-26. (1). ICF modem, interconnection diagram (sheet 1 of 2)




Figure FO-26 (2). ICF modem, interconnection diagram (sheet 2 of 2)




Figure FO-27. Color code marking for military standard resistors. Inductors and capacitors.

TM 11-5820-804-34

.





Figure FO-28. Power supply PS1 (SM-C-759630), schematic diagram.



65 2.2

R37 100 1/HW

+ 20V

A 010

C4 0.022 25¥

JAN 2N2222A

CRIO

R34 FOK R41 10%

R53 100K 1/4W

R56 Q11 680 ZN485Z 1/4W (JT)

C7 220 + 10V -11 CR12 IN5624

- 129 - 15K

CRII IN4454

CRI3 IN4004

3 2 10 4

u١

6 R42 5 R43 4.99H 6.65H 1/% 11% 11%,/////

R39 4.99k ±1%,viow

R35 5 A.T. 1/4W R36 1.6K 1/4W R30 870 1/4W R30 560 1/4W R30 7

RBI 100k 1/4W RB2 01 680 2N 1/4W (T)

CR27 IN5624

R45 R68 7.68K 7.68K ±1%,///Dw ±1%,////Ww

R79 5.A.T. 1/4W

R83 5.6K U4W R75 L5K U4W R75 L5K U4W R73 IK IAW

R65 6.65k ±1% klow

1 R44 5%

CRZO IN4454 CR16 IN4004

3 2 10 4

+ 1 C27 7.2, 20V

U3

R130 470 1/4W

R131 21.0K ±1%,1/10M

016 2N4652

CR32 CI7 VIN4404 2.2 +20V

R77 10K 1/4W RTB IOK


C18

+20

R76 100 1/4W

(Do15 JANZNZZZZA


CI2 0.022 25V



2. UNLESS OTHERWISE SPECIFIED: RESISTANCE VALUES ARE IN OHMS.¹ 5% TOL. CAPACITANCE VALUES ARE IN MICROFARADS.



EL 5820-804-34-TM-71



R46 560 1/4W R45 1.5K 1/4W R47 300 1/4W

<u>⊳ 52</u>~

R14 100 1/2 W

2NZ222A

NECTON ASS250

Q

087

CR8 471 IN746A 1/4 GB JAN 2N2222A 924 47K 1/4W

> Qi4 2N4852 R92 100 1/4 W

GR22 G21

R97 R95 IOK 10K

Am

M2N2222A

C25 0.022 25W

JAN IN758A

R17 820 1/4W

916 5.A.T. 1/4W

RIS IOK EIS, MOW

C22 2.2 + 20V

R54 100K 1/4W R53 680 1/4W

R64 1/4W R64 300 1/4W

R67 100 1/4W

R62 470 1/4W 1/4W

CI4 100 + 201

CR5

R56 5.4. 1/4W R55 5.6.K 1/4W R55 5.6.K 1/4W R55 1/4W

RI5 7.66K ±1 4,1/10w

CRI5 IN4454 CRI7 IN4004

5 2 104

U2

6 971 4.7K

68 2.2

R58 100 1/4W

+ 201

A 1013

MIZNZZZZA

R70 7.66K

0.022 25V

CIS 2.2 + 20V

09 W2N2907A R50 100 1/2W R49 220 1/4W

 $\neg \bigcirc$

1131 2.7K 1/4W

C3 0.0047 25V R32 2.7K 1/4W

650 3.3,50v

012 2N4852

CR14 N4454 C9 2.2

857 IDK 1/4W R59 IOK

8.28 8.8

H25 2K,V2W

R27 18,1/2W

GR9 N4004

R25 4,12%

R22 100 1/4W

62 0.1

R21 410 1/4₩

RI9 5.A.T. 14W R20 6.65K ±1%,viow

R28 150 1/4W

R99 100k 1/4W R91 680 1/4W

CI9 220 + IOV CRI8 IN5624

CRIG 124 1926 3.624 936 1.641 934 1.941 934 1.944 934 1.944 934 1.944 934 1.944 934 1.944 934 1.944 935 1.944 935 1.944 936 1.944 936 1.944 936 1.944 936 1.944 936 1.944 936 1.944 936 1.944 936 1.944 937 1.944

6 R89 5 R90 4.998 6.65x 21% ±1% ±1% ///0w

CR19 IN4454 CR21 IN4004 3.2 104

R87 36 1/4W R132 1.5K 1/4W R85 500 1/4W

R86 220 1/4W

Q18 RB5 ID0 ID0 I/2W

C24 0.0047 25V R98 1H L4W

629 3.3 + 50V

Ð

R1218 2.7K

72					Some	-	B WRONE		PUBLICATION?
	Ö,		OPE AB ORM, CA OUT, FOL	OUT IT IREFULI D IT AI	WN THE ON THIS LY TEAR II ND DROP I	.]]			
			N THE A	MIL'			SENT		
PUBLICAT	ION NUMBE	ER			PUBLICATIO	N DATE	PUBLICATION	ITLE	
PAGE NO.		FIGURE	TABLE NO.		HAT SHOUL	D BE DON	IE ABOUT IT:		
PRINTED	IAME, GRADI	OR TITLE, A	NO TELEPH	IONE NUM	BER .	SIGN H	IERE:		

PIN: 018145-000